乐胖代购免代理版

{"id":"https://openalex.org/W2166749966","doi":"https://doi.org/10.1109/tvlsi.2009.2031650","title":"Adaptive Keeper Design for Dynamic Logic Circuits Using Rate Sensing Technique","display_name":"Adaptive Keeper Design for Dynamic Logic Circuits Using Rate Sensing Technique","publication_year":2009,"publication_date":"2009-11-17","ids":{"openalex":"https://openalex.org/W2166749966","doi":"https://doi.org/10.1109/tvlsi.2009.2031650","mag":"2166749966"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2031650","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034323980","display_name":"Rakesh Jeyasingh","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rakesh Gnana David Jeyasingh","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, CA, USA","Department of Electrical Engineering, University of Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085866541","display_name":"Navakanta Bhat","orcid":"https://orcid.org/0000-0002-5356-5166"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Navakanta Bhat","raw_affiliation_strings":["Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111888576","display_name":"Bharadwaj Amrutur","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bharadwaj Amrutur","raw_affiliation_strings":["Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.924,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":46,"citation_normalized_percentile":{"value":0.889202,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":95},"biblio":{"volume":"19","issue":"2","first_page":"295","last_page":"304"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5853067},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.49799252},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.43322966}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.63625133},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5853067},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.57245296},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5334542},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5199048},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.49799252},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47430873},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45944843},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44929826},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.43322966},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2748069},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23426446},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2067442},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.104485154},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08159429},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2031650","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.49}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":14,"referenced_works":["https://openalex.org/W1988102072","https://openalex.org/W1990297261","https://openalex.org/W2083124406","https://openalex.org/W2104628168","https://openalex.org/W2108790707","https://openalex.org/W2109894295","https://openalex.org/W2115913680","https://openalex.org/W2139739190","https://openalex.org/W2158932653","https://openalex.org/W2159129432","https://openalex.org/W2171212820","https://openalex.org/W2173367578","https://openalex.org/W3152442343","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W3144620029","https://openalex.org/W2356166161","https://openalex.org/W2155131180","https://openalex.org/W2146094093","https://openalex.org/W2139082473","https://openalex.org/W2080140894","https://openalex.org/W2043036921","https://openalex.org/W2042399072","https://openalex.org/W2003359894","https://openalex.org/W1859275911"],"abstract_inverted_index":{"The":[0,19,92,125],"increasing":[1],"variability":[2],"in":[3,87,118],"device":[4],"leakage":[5],"has":[6],"made":[7],"the":[8,28,35,58,99,105,144,152],"design":[9],"of":[10,30,108,127],"keepers":[11,22],"for":[12,34,85,137],"wide":[13,31],"OR":[14],"structures":[15],"a":[16,88,111],"challenging":[17],"task.":[18],"conventional":[20],"feedback":[21],"(CONV)":[23],"can":[24,65,76],"no":[25],"longer":[26],"improve":[27],"performance":[29,126,149],"dynamic":[32,129],"gates":[33,131],"future":[36],"technologies.":[37],"In":[38],"this":[39],"paper,":[40],"we":[41],"propose":[42],"an":[43,119],"adaptive":[44],"keeper":[45,50,139,163],"technique":[46,146],"called":[47],"rate":[48],"sensing":[49],"(RSK)":[51],"that":[52,143],"enables":[53],"faster":[54,69],"switching":[55],"and":[56,75,160],"tracks":[57],"variation":[59],"across":[60,98],"different":[61,100],"process":[62,101],"corners.":[63,102],"It":[64],"switch":[66],"upto":[67,78],"1.9\u00d7":[68],"(for":[70],"20":[71,83],"legs)":[72],"than":[73],"CONV":[74,86],"scale":[77],"32":[79,112],"legs":[80,84],"as":[81,156],"against":[82],"130-nm":[89,121],"1.2-V":[90,122],"process.":[91,124],"delay":[93],"tracking":[94],"is":[95],"within":[96],"8%":[97],"We":[103,141],"demonstrate":[104],"circuit":[106],"operation":[107],"RSK":[109,145],"using":[110],"\u00d7":[113],"8":[114],"register":[115],"file":[116],"implemented":[117],"industrial":[120],"CMOS":[123],"individual":[128],"logic":[130],"are":[132],"also":[133],"evaluated":[134],"on":[135],"chip":[136],"various":[138],"techniques.":[140],"show":[142],"gives":[147],"superior":[148],"compared":[150],"to":[151],"other":[153],"alternatives":[154],"such":[155],"Conditional":[157],"Keeper":[158],"(CKP)":[159],"current":[161],"mirror-based":[162],"(LCR).":[164]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2166749966","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":7},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":8}],"updated_date":"2025-01-08T14:28:22.699675","created_date":"2016-06-24"}