{"id":"https://openalex.org/W2078858297","doi":"https://doi.org/10.1109/tvlsi.2009.2024340","title":"Principle Hessian Direction-Based Parameter Reduction for Interconnect Networks With Process Variation","display_name":"Principle Hessian Direction-Based Parameter Reduction for Interconnect Networks With Process Variation","publication_year":2009,"publication_date":"2009-10-09","ids":{"openalex":"https://openalex.org/W2078858297","doi":"https://doi.org/10.1109/tvlsi.2009.2024340","mag":"2078858297"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2024340","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112757642","display_name":"Alex Mitev","orcid":null},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"funder","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex Mitev","raw_affiliation_strings":["Univ. of Arizona at Tucson, Tucson, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Univ. of Arizona at Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112569842","display_name":"M. Marefat","orcid":null},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"funder","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Marefat","raw_affiliation_strings":["Univ. of Arizona at Tucson, Tucson, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Univ. of Arizona at Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073836103","display_name":"Dongsheng Ma","orcid":"https://orcid.org/0009-0002-3918-9632"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"funder","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dongsheng Ma","raw_affiliation_strings":["Univ. of Arizona at Tucson, Tucson, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Univ. of Arizona at Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084185402","display_name":"Janet Meiling Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"funder","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Janet Meiling Wang","raw_affiliation_strings":["Univ. of Arizona at Tucson, Tucson, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Univ. of Arizona at Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.683,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":17,"citation_normalized_percentile":{"value":0.808191,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":88},"biblio":{"volume":"18","issue":"9","first_page":"1337","last_page":"1347"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/hessian-matrix","display_name":"Hessian matrix","score":0.77783394},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process Variation","score":0.7087381},{"id":"https://openalex.org/keywords/process-variable","display_name":"Process variable","score":0.46484607}],"concepts":[{"id":"https://openalex.org/C203616005","wikidata":"https://www.wikidata.org/wiki/Q620495","display_name":"Hessian matrix","level":2,"score":0.77783394},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.74617964},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.7087381},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6683078},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5440719},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5086051},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.477227},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47409543},{"id":"https://openalex.org/C93228742","wikidata":"https://www.wikidata.org/wiki/Q7247312","display_name":"Process variable","level":3,"score":0.46484607},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42689547},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38278362},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.34631306},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20227513},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10155654},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.07504907},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07467896},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2009.2024340","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":20,"referenced_works":["https://openalex.org/W1977234859","https://openalex.org/W2024307779","https://openalex.org/W2032272162","https://openalex.org/W2054640142","https://openalex.org/W2080774592","https://openalex.org/W2111080724","https://openalex.org/W2122856166","https://openalex.org/W2126900479","https://openalex.org/W2144083265","https://openalex.org/W2149864516","https://openalex.org/W2163262735","https://openalex.org/W2163490846","https://openalex.org/W2170908768","https://openalex.org/W2171365326","https://openalex.org/W2178225970","https://openalex.org/W2497267164","https://openalex.org/W4241929527","https://openalex.org/W4243059613","https://openalex.org/W4250010948","https://openalex.org/W622152705"],"related_works":["https://openalex.org/W4283017538","https://openalex.org/W4250010948","https://openalex.org/W2802707792","https://openalex.org/W2611031068","https://openalex.org/W2569979269","https://openalex.org/W2114213965","https://openalex.org/W2075777916","https://openalex.org/W1996936972","https://openalex.org/W1704347466","https://openalex.org/W1545275724"],"abstract_inverted_index":{"As":[0],"CMOS":[1],"technology":[2],"enters":[3],"the":[4,7,46,49,68,82,86,116,128,132,135,165,174],"nanometer":[5],"regime,":[6],"increasing":[8],"process":[9,25],"variation":[10],"is":[11,157],"bringing":[12],"manifest":[13],"impact":[14,69],"on":[15,67,73],"circuit":[16,40,50,74,130],"performance.":[17],"To":[18],"accurately":[19],"consider":[20],"both":[21],"global":[22],"and":[23,168],"local":[24],"variations,":[26],"a":[27,57,98],"large":[28],"number":[29],"of":[30,48,70,102,121,153,155],"random":[31],"variables":[32],"(or":[33],"parameters)":[34],"have":[35],"to":[36,76,139],"be":[37],"incorporated":[38],"into":[39],"models.":[41,51],"This":[42,63],"in":[43,131,164,173],"turn":[44],"raises":[45],"complexity":[47],"In":[52,113,123,148],"this":[53,92],"paper,":[54,134],"we":[55],"propose":[56],"principle":[58,88],"Hessian":[59],"direction-based":[60],"parameter-reduction":[61],"approach.":[62],"new":[64,136],"approach":[65,137],"relies":[66],"each":[71],"parameter":[72],"performance":[75,93],"decide":[77],"whether":[78],"keeping":[79],"or":[80],"reducing":[81],"parameter.":[83],"Compared":[84],"with":[85,159],"existing":[87],"component":[89],"analysis":[90],"method,":[91],"based":[94],"property":[95],"provides":[96],"us":[97],"significantly":[99],"smaller":[100],"set":[101],"parameters":[103],"after":[104],"reduction.":[105,142],"The":[106],"experimental":[107],"results":[108],"also":[109,144],"support":[110],"our":[111],"conclusions.":[112],"interconnect":[114],"cases,":[115,125,150],"proposed":[117],"method":[118],"reduces":[119],"70%":[120],"parameters.":[122],"some":[124],"for":[126],"example,":[127],"mesh":[129],"current":[133],"leads":[138],"an":[140,151],"85%":[141],"We":[143],"tested":[145],"ISCAS":[146],"benchmarks.":[147],"all":[149],"average":[152],"53%":[154],"reduction":[156],"observed":[158],"less":[160,169],"than":[161,170],"3%":[162],"error":[163,172],"mean":[166],"value":[167],"8%":[171],"variation.":[175]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2078858297","counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2025-04-21T00:03:35.281256","created_date":"2016-06-24"}