{"id":"https://openalex.org/W2110490782","doi":"https://doi.org/10.1109/tvlsi.2005.863742","title":"X-masking during logic BIST and its impact on defect coverage","display_name":"X-masking during logic BIST and its impact on defect coverage","publication_year":2006,"publication_date":"2006-02-01","ids":{"openalex":"https://openalex.org/W2110490782","doi":"https://doi.org/10.1109/tvlsi.2005.863742","mag":"2110490782"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2005.863742","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005680769","display_name":"Yuyi Tang","orcid":"https://orcid.org/0000-0003-2478-5431"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"None Yuyi Tang","raw_affiliation_strings":["Inst. of Comput. Archit. & Comput. Eng., Univ. of Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"Inst. of Comput. Archit. & Comput. Eng., Univ. of Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008775226","display_name":"Hans-Joachim Wunderlich","orcid":"https://orcid.org/0000-0003-4536-8290"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H.-J. Wunderlich","raw_affiliation_strings":["Inst. of Comput. Archit. & Comput. Eng., Univ. of Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"Inst. of Comput. Archit. & Comput. Eng., Univ. of Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111644092","display_name":"Piet Engelke","orcid":null},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"None Piet Engelke","raw_affiliation_strings":["Institute for Computer Science, Albert-Ludwigs-University, Freiburg i. Br., Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute for Computer Science, Albert-Ludwigs-University, Freiburg i. Br., Germany#TAB#","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027416202","display_name":"Ilia Polian","orcid":"https://orcid.org/0000-0002-6563-2725"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"I. Polian","raw_affiliation_strings":["Institute for Computer Science, Albert-Ludwigs-University, Freiburg i. Br., Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute for Computer Science, Albert-Ludwigs-University, Freiburg i. Br., Germany#TAB#","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038861833","display_name":"Bernd Becker","orcid":"https://orcid.org/0000-0003-4031-3258"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"B. Becker","raw_affiliation_strings":["Institute for Computer Science, Albert-Ludwigs-University, Freiburg i. Br., Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute for Computer Science, Albert-Ludwigs-University, Freiburg i. Br., Germany#TAB#","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112227245","display_name":"J\u00fcrgen Schl\u00f6ffel","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"J. Schloffel","raw_affiliation_strings":["Philips Semiconductors GmbH Design Technology Center, Hamburg, Germany"],"affiliations":[{"raw_affiliation_string":"Philips Semiconductors GmbH Design Technology Center, Hamburg, Germany","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065187948","display_name":"Friedrich Hapke","orcid":"https://orcid.org/0000-0001-8744-3039"},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"F. Hapke","raw_affiliation_strings":["Philips Semiconductors GmbH Design Technology Center, Hamburg, Germany"],"affiliations":[{"raw_affiliation_string":"Philips Semiconductors GmbH Design Technology Center, Hamburg, Germany","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086797619","display_name":"Michael Wittke","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"M. Wittke","raw_affiliation_strings":["Philips Semiconductors GmbH Design Technology Center, Hamburg, Germany"],"affiliations":[{"raw_affiliation_string":"Philips Semiconductors GmbH Design Technology Center, Hamburg, Germany","institution_ids":["https://openalex.org/I109147379"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":10.915,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":95,"citation_normalized_percentile":{"value":0.973991,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":"14","issue":"2","first_page":"193","last_page":"202"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9922,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4845673},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.48017254}],"concepts":[{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.820264},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.63838494},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.6330472},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.55867076},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5220646},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4845673},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.48017254},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4036495},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3715347},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2510774},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20608181},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14948359},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2005.863742","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":29,"referenced_works":["https://openalex.org/W1512118669","https://openalex.org/W1551719130","https://openalex.org/W1562699972","https://openalex.org/W1600468096","https://openalex.org/W1601643892","https://openalex.org/W1638854017","https://openalex.org/W1853233938","https://openalex.org/W1976062726","https://openalex.org/W2019631303","https://openalex.org/W2036887642","https://openalex.org/W2098335643","https://openalex.org/W2106935654","https://openalex.org/W2111138339","https://openalex.org/W2111761265","https://openalex.org/W2121440068","https://openalex.org/W2124629389","https://openalex.org/W2129713538","https://openalex.org/W2135733524","https://openalex.org/W2137549092","https://openalex.org/W2139009001","https://openalex.org/W2145395384","https://openalex.org/W2152406824","https://openalex.org/W2158026648","https://openalex.org/W2168971185","https://openalex.org/W2169280266","https://openalex.org/W2171908682","https://openalex.org/W2270317352","https://openalex.org/W4246972245","https://openalex.org/W4256404229"],"related_works":["https://openalex.org/W609904040","https://openalex.org/W3125204845","https://openalex.org/W3097847178","https://openalex.org/W3081694532","https://openalex.org/W2971460101","https://openalex.org/W2483563543","https://openalex.org/W2250707195","https://openalex.org/W2092272653","https://openalex.org/W2048286674","https://openalex.org/W2021581299"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,6,48,69],"technique":[3],"for":[4,9,72,81,86],"making":[5],"circuit":[7],"ready":[8],"logic":[10],"built-in":[11],"self":[12],"test":[13],"by":[14],"masking":[15,58],"unknown":[16],"values":[17,89],"at":[18],"its":[19],"outputs.":[20],"In":[21],"order":[22],"to":[23,39],"keep":[24],"the":[25,55,60,78],"silicon":[26],"area":[27],"cost":[28],"low,":[29],"some":[30],"known":[31],"bits":[32,43],"in":[33],"output":[34],"responses":[35],"are":[36,44],"also":[37],"allowed":[38],"be":[40],"masked.":[41],"These":[42],"selected":[45],"based":[46,51,67],"on":[47,59,68],"stuck-at":[49],"n-detection":[50],"metric,":[52],"such":[53],"that":[54,77],"impact":[56],"of":[57,90],"defect":[61],"coverage":[62,79],"is":[63,84],"minimal.":[64],"An":[65],"analysis":[66],"probabilistic":[70],"model":[71],"resistive":[73],"short":[74],"defects":[75,83],"indicates":[76],"loss":[80],"unmodeled":[82],"negligible":[85],"relatively":[87],"low":[88],"n.":[91]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2110490782","counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":5},{"year":2012,"cited_by_count":8}],"updated_date":"2025-01-02T22:14:26.572250","created_date":"2016-06-24"}