{"id":"https://openalex.org/W2119408963","doi":"https://doi.org/10.1109/tsmcc.2010.2066560","title":"A Hybrid Simulated Annealing Algorithm for Nonslicing VLSI Floorplanning","display_name":"A Hybrid Simulated Annealing Algorithm for Nonslicing VLSI Floorplanning","publication_year":2010,"publication_date":"2010-09-15","ids":{"openalex":"https://openalex.org/W2119408963","doi":"https://doi.org/10.1109/tsmcc.2010.2066560","mag":"2119408963"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tsmcc.2010.2066560","pdf_url":null,"source":{"id":"https://openalex.org/S4210227557","display_name":"IEEE Transactions on Systems Man and Cybernetics Part C (Applications and Reviews)","issn_l":"1094-6977","issn":["1094-6977","1558-2442"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113333659","display_name":"Jianli Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianli Chen","raw_affiliation_strings":["Center for Discrete Math. & The oretical Comput. Sci., Fuzhou Univ., Fuzhou, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Center for Discrete Math. & The oretical Comput. Sci., Fuzhou Univ., Fuzhou, China#TAB#","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100413098","display_name":"Wenxing Zhu","orcid":"https://orcid.org/0000-0002-8698-0024"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenxing Zhu","raw_affiliation_strings":["Center for Discrete Math. & The oretical Comput. Sci., Fuzhou Univ., Fuzhou, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Center for Discrete Math. & The oretical Comput. Sci., Fuzhou Univ., Fuzhou, China#TAB#","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008314297","display_name":"M. Montaz Ali","orcid":"https://orcid.org/0000-0003-0864-8146"},"institutions":[{"id":"https://openalex.org/I192619145","display_name":"University of the Witwatersrand","ror":"https://ror.org/03rp50x72","country_code":"ZA","type":"education","lineage":["https://openalex.org/I192619145"]}],"countries":["ZA"],"is_corresponding":false,"raw_author_name":"M. M. Ali","raw_affiliation_strings":["Sch. of Comput. & Appl. Math., Witwatersrand Univ., Johannesburg, South Africa"],"affiliations":[{"raw_affiliation_string":"Sch. of Comput. & Appl. Math., Witwatersrand Univ., Johannesburg, South Africa","institution_ids":["https://openalex.org/I192619145"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.102,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":45,"citation_normalized_percentile":{"value":0.902677,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":95},"biblio":{"volume":"41","issue":"4","first_page":"544","last_page":"553"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12176","display_name":"Optimization and Packing Problems","score":0.997,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10996","display_name":"Computational Geometry and Mesh Generation","score":0.9945,"subfield":{"id":"https://openalex.org/subfields/1704","display_name":"Computer Graphics and Computer-Aided Design"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floor plan","score":0.8438897}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8804823},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8438897},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7435223},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6402522},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45146868},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.449521},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41379452},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17546177},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tsmcc.2010.2066560","pdf_url":null,"source":{"id":"https://openalex.org/S4210227557","display_name":"IEEE Transactions on Systems Man and Cybernetics Part C (Applications and Reviews)","issn_l":"1094-6977","issn":["1094-6977","1558-2442"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.46}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":29,"referenced_works":["https://openalex.org/W109406381","https://openalex.org/W1605203071","https://openalex.org/W1702702848","https://openalex.org/W1966419424","https://openalex.org/W1973235702","https://openalex.org/W1981846784","https://openalex.org/W1997840407","https://openalex.org/W2002469393","https://openalex.org/W2006253167","https://openalex.org/W2011690685","https://openalex.org/W2017204313","https://openalex.org/W2019318803","https://openalex.org/W2024060531","https://openalex.org/W2095301036","https://openalex.org/W2100740271","https://openalex.org/W2106366463","https://openalex.org/W2109865546","https://openalex.org/W2113363541","https://openalex.org/W2120985183","https://openalex.org/W2127012874","https://openalex.org/W2131979475","https://openalex.org/W2153770483","https://openalex.org/W2157291428","https://openalex.org/W2158458634","https://openalex.org/W2159860119","https://openalex.org/W2187516166","https://openalex.org/W4239364405","https://openalex.org/W4239854918","https://openalex.org/W4247393779"],"related_works":["https://openalex.org/W4386643835","https://openalex.org/W4256007160","https://openalex.org/W4205135025","https://openalex.org/W3153286430","https://openalex.org/W2182445672","https://openalex.org/W2136768364","https://openalex.org/W2133901311","https://openalex.org/W2120361800","https://openalex.org/W2094042791","https://openalex.org/W2087871358"],"abstract_inverted_index":{"Floorplanning":[0],"in":[1,12],"very":[2],"large":[3],"scale":[4],"integrated-circuit":[5],"(VLSI)":[6],"design":[7],"is":[8,53],"the":[9,13,17,25,34,45,50,88,92,120,132],"first":[10],"phase":[11],"process":[14],"of":[15,20,28,40,48,113],"designing":[16],"physical":[18],"layout":[19],"a":[21,62,75,84,96],"chip.":[22],"This":[23],"makes":[24],"floorplanning":[26,52],"problem":[27],"paramount":[29],"importance,":[30],"since":[31],"it":[32],"determines":[33],"performance,":[35],"size,":[36],"yield,":[37],"and":[38,95,105],"reliability":[39],"VLSI":[41,51,70],"chips":[42],".":[43],"From":[44],"computational":[46],"point":[47],"view,":[49],"an":[54,81],"NP-hard":[55],"problem.":[56],"In":[57],"this":[58],"paper,":[59],"we":[60],"present":[61],"hybrid":[63],"simulated":[64],"annealing":[65],"algorithm":[66],"(HSA)":[67],"for":[68,130],"nonslicing":[69],"floorplanning.":[71],"The":[72],"HSA":[73,121],"uses":[74],"new":[76,85],"greedy":[77],"method":[78],"to":[79,90,101],"construct":[80],"initial":[82],"B*-tree,":[83],"operation":[86],"on":[87,110],"B*-tree":[89],"explore":[91],"search":[93,99],"space,":[94],"novel":[97],"bias":[98],"strategy":[100],"balance":[102],"global":[103],"exploration":[104],"local":[106],"exploitation.":[107],"Experimental":[108],"results":[109],"Microelectronic":[111],"Center":[112],"North":[114],"Carolina":[115],"(MCNC)":[116],"benchmarks":[117],"show":[118],"that":[119],"can":[122],"quickly":[123],"produce":[124],"optimal":[125,128],"or":[126],"nearly":[127],"solutions":[129],"all":[131],"tested":[133],"problems.":[134]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2119408963","counts_by_year":[{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":3}],"updated_date":"2024-12-11T10:59:09.470708","created_date":"2016-06-24"}