乐胖代购免代理版

{"id":"https://openalex.org/W2067668309","doi":"https://doi.org/10.1109/trustcom.2011.138","title":"A Hardware/Software Countermeasure and a Testing Framework for Cache Based Side Channel Attacks","display_name":"A Hardware/Software Countermeasure and a Testing Framework for Cache Based Side Channel Attacks","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2067668309","doi":"https://doi.org/10.1109/trustcom.2011.138","mag":"2067668309"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/trustcom.2011.138","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103050496","display_name":"Ankita Arora","orcid":"https://orcid.org/0000-0003-2749-7128"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Ankita Arora","raw_affiliation_strings":["[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]"],"affiliations":[{"raw_affiliation_string":"[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030042327","display_name":"Sri Parameswaran","orcid":"https://orcid.org/0000-0003-0435-9080"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Sri Parameswaran","raw_affiliation_strings":["[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]"],"affiliations":[{"raw_affiliation_string":"[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058096999","display_name":"Roshan Ragel","orcid":"https://orcid.org/0000-0002-4511-2335"},"institutions":[{"id":"https://openalex.org/I111199411","display_name":"University of Peradeniya","ror":"https://ror.org/025h79t26","country_code":"LK","type":"education","lineage":["https://openalex.org/I111199411"]}],"countries":["LK"],"is_corresponding":false,"raw_author_name":"Roshan Ragel","raw_affiliation_strings":["Department of Computer Engineering University of Peradeniya Peradeniya, Sri Lanka"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering University of Peradeniya Peradeniya, Sri Lanka","institution_ids":["https://openalex.org/I111199411"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027719580","display_name":"Darshana Jayasinghe","orcid":"https://orcid.org/0000-0003-1910-4048"},"institutions":[{"id":"https://openalex.org/I111199411","display_name":"University of Peradeniya","ror":"https://ror.org/025h79t26","country_code":"LK","type":"education","lineage":["https://openalex.org/I111199411"]}],"countries":["LK"],"is_corresponding":false,"raw_author_name":"Darshana Jayasinghe","raw_affiliation_strings":["Department of Computer Engineering University of Peradeniya Peradeniya, Sri Lanka"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering University of Peradeniya Peradeniya, Sri Lanka","institution_ids":["https://openalex.org/I111199411"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":4,"citation_normalized_percentile":{"value":0.373806,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":78,"max":80},"biblio":{"volume":null,"issue":null,"first_page":"1005","last_page":"1014"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9975,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.77129483},{"id":"https://openalex.org/keywords/countermeasure","display_name":"Countermeasure","score":0.6474896},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.63134307},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.53954077},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5277698},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4743268},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4735909}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8290255},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8115214},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.77129483},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.71274656},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6839155},{"id":"https://openalex.org/C21593369","wikidata":"https://www.wikidata.org/wiki/Q1032176","display_name":"Countermeasure","level":2,"score":0.6474896},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.63134307},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.53954077},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.53719574},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5277698},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4743268},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4735909},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.47266826},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4614936},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31806138},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07162714},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/trustcom.2011.138","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":20,"referenced_works":["https://openalex.org/W1511843316","https://openalex.org/W1539473506","https://openalex.org/W1566796882","https://openalex.org/W1592889082","https://openalex.org/W1613874182","https://openalex.org/W1830121147","https://openalex.org/W1994390420","https://openalex.org/W2003932062","https://openalex.org/W2004513455","https://openalex.org/W2050937543","https://openalex.org/W2064399009","https://openalex.org/W2102089995","https://openalex.org/W2131202839","https://openalex.org/W2142085988","https://openalex.org/W2143823686","https://openalex.org/W2154909745","https://openalex.org/W2166293920","https://openalex.org/W2170489924","https://openalex.org/W2284039432","https://openalex.org/W3029601593"],"related_works":["https://openalex.org/W4247823503","https://openalex.org/W2561094935","https://openalex.org/W2399041033","https://openalex.org/W2162744059","https://openalex.org/W2146079099","https://openalex.org/W2141363922","https://openalex.org/W2088347047","https://openalex.org/W2072955902","https://openalex.org/W1988497841","https://openalex.org/W1576527819"],"abstract_inverted_index":{"Cache":[0,13],"attacks":[1,14],"have":[2,66,126],"been":[3],"described":[4],"in":[5],"the":[6,19,33,45,48,51,55,62,141,150,171,176,179],"literature":[7],"for":[8,61,144],"over":[9],"a":[10,68,79,100,128],"decade":[11],"now.":[12],"are":[15,105],"performed":[16],"remotely":[17],"by":[18,32,39,43,182],"use":[20,34],"of":[21,35,175],"time":[22,64],"differences":[23],"observed":[24],"due":[25],"to":[26,53,107,110,139,168],"cache":[27,56,72,115,142],"misses":[28,143],"and":[29,50,74,89,117,133,162,165],"hits,":[30],"or":[31,42],"power":[36,41,160],"traces":[37],"either":[38],"measuring":[40],"monitoring":[44],"bus":[46],"between":[47],"processor":[49,94,148,169,177],"memory":[52],"monitor":[54],"activity.":[57],"In":[58],"this":[59,76,123],"paper,":[60],"first":[63],"we":[65,104,125],"implemented":[67,127],"fast":[69],"trace":[70],"driven":[71],"attack,":[73],"incorporated":[75],"attack":[77],"into":[78],"flexible":[80],"framework":[81,124],"containing":[82],"extensible":[83],"processor(s).":[84],"This":[85],"simulator":[86,95],"is":[87,137,152],"modifiable":[88],"incorporates":[90],"both":[91],"Tensilica's":[92],"[9]":[93],"environment":[96],"along":[97],"with":[98,149,178],"DRAMsim,":[99],"DRAM":[101],"simulator.":[102],"Thus":[103],"able":[106],"make":[108],"changes":[109],"processor's":[111],"instruction":[112],"set,":[113],"its":[114],"architecture,":[116],"add":[118],"additional":[119],"hardware":[120,129],"units.":[121],"On":[122],"/":[130],"software":[131],"countermeasure":[132,151,180],"shown":[134],"that":[135],"it":[136],"difficult":[138],"differentiate":[140],"differing":[145],"encryptions.":[146],"The":[147,173],"30%":[153],"more":[154,159],"energy":[155],"ef":[156],"ficient,":[157],"17%":[158],"efficient":[161],"15%":[163],"faster":[164],"when":[166],"compared":[167],"without":[170],"countermeasure.":[172],"area":[174],"increases":[181],"7.6%.":[183]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2067668309","counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2}],"updated_date":"2025-01-17T13:20:39.378159","created_date":"2016-06-24"}