乐胖代购免代理版

{"id":"https://openalex.org/W2039394413","doi":"https://doi.org/10.1109/tpds.2011.255","title":"A Sequentially Consistent Multiprocessor Architecture for Out-of-Order Retirement of Instructions","display_name":"A Sequentially Consistent Multiprocessor Architecture for Out-of-Order Retirement of Instructions","publication_year":2011,"publication_date":"2011-10-27","ids":{"openalex":"https://openalex.org/W2039394413","doi":"https://doi.org/10.1109/tpds.2011.255","mag":"2039394413"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tpds.2011.255","pdf_url":null,"source":{"id":"https://openalex.org/S97130795","display_name":"IEEE Transactions on Parallel and Distributed Systems","issn_l":"1045-9219","issn":["1045-9219","1558-2183","2161-9883"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://riunet.upv.es/bitstream/10251/36007/2/Sequentially%20Consistent%20Multiprocessor%20Architecture%20for%20Out-of-Order%20Retirement%20of%20Instructions.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062237691","display_name":"Rafael Ubal","orcid":null},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rafael Ubal","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044390347","display_name":"Julio Sahuquillo","orcid":"https://orcid.org/0000-0001-8630-4846"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Julio Sahuquillo","raw_affiliation_strings":["Dept. of Comput. Eng. (DISCA), Univ. Politec. de Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Eng. (DISCA), Univ. Politec. de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013237315","display_name":"Salvador Petit","orcid":"https://orcid.org/0000-0003-2426-4134"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Salvador Petit","raw_affiliation_strings":["Dept. of Comput. Eng. (DISCA), Univ. Politec. de Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Eng. (DISCA), Univ. Politec. de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101612028","display_name":"Pedro L\u00f3pez","orcid":"https://orcid.org/0000-0003-4544-955X"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Lopez","raw_affiliation_strings":["Dept. of Comput. Eng. (DISCA), Univ. Politec. de Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Eng. (DISCA), Univ. Politec. de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061128237","display_name":"David Kaeli","orcid":"https://orcid.org/0000-0002-5692-0151"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Kaeli","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"pdf","cited_by_count":3,"citation_normalized_percentile":{"value":0.504194,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":76,"max":78},"biblio":{"volume":"23","issue":"8","first_page":"1361","last_page":"1368"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.581625},{"id":"https://openalex.org/keywords/write-buffer","display_name":"Write buffer","score":0.494821},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.41683882}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.87897944},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6064204},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5833742},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.581625},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5644964},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.51951796},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5053051},{"id":"https://openalex.org/C89089495","wikidata":"https://www.wikidata.org/wiki/Q8038418","display_name":"Write buffer","level":5,"score":0.494821},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.45435727},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.42153487},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.41683882},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4147102},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27957892},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.11459854},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tpds.2011.255","pdf_url":null,"source":{"id":"https://openalex.org/S97130795","display_name":"IEEE Transactions on Parallel and Distributed Systems","issn_l":"1045-9219","issn":["1045-9219","1558-2183","2161-9883"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"https://hdl.handle.net/10251/36007","pdf_url":"https://riunet.upv.es/bitstream/10251/36007/2/Sequentially%20Consistent%20Multiprocessor%20Architecture%20for%20Out-of-Order%20Retirement%20of%20Instructions.pdf","source":{"id":"https://openalex.org/S4306400639","display_name":"RiuNet (Universitat Polit\u00e8cnica de Val\u00e8ncia)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":["Universitat Polit\u00e8cnica de Val\u00e8ncia"],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://hdl.handle.net/10251/36007","pdf_url":"https://riunet.upv.es/bitstream/10251/36007/2/Sequentially%20Consistent%20Multiprocessor%20Architecture%20for%20Out-of-Order%20Retirement%20of%20Instructions.pdf","source":{"id":"https://openalex.org/S4306400639","display_name":"RiuNet (Universitat Polit\u00e8cnica de Val\u00e8ncia)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":["Universitat Polit\u00e8cnica de Val\u00e8ncia"],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":27,"referenced_works":["https://openalex.org/W1531760701","https://openalex.org/W1545208339","https://openalex.org/W1738788207","https://openalex.org/W1885534640","https://openalex.org/W1966151719","https://openalex.org/W1978993245","https://openalex.org/W2051789131","https://openalex.org/W2054739713","https://openalex.org/W2088598399","https://openalex.org/W2099706037","https://openalex.org/W2105900173","https://openalex.org/W2108014707","https://openalex.org/W2112833506","https://openalex.org/W2118859527","https://openalex.org/W2138082612","https://openalex.org/W2145021036","https://openalex.org/W2147098645","https://openalex.org/W2158967724","https://openalex.org/W2176864362","https://openalex.org/W2296408112","https://openalex.org/W2542426564","https://openalex.org/W4236345830","https://openalex.org/W4238549726","https://openalex.org/W4239949242","https://openalex.org/W4241271647","https://openalex.org/W4249663165","https://openalex.org/W4250753400"],"related_works":["https://openalex.org/W645905625","https://openalex.org/W4239568919","https://openalex.org/W4239295894","https://openalex.org/W3138154119","https://openalex.org/W2159120180","https://openalex.org/W2119816502","https://openalex.org/W2072967911","https://openalex.org/W2016486223","https://openalex.org/W1976599907","https://openalex.org/W1534227216"],"abstract_inverted_index":{"Out-of-order":[0],"retirement":[1,105,138],"of":[2,16,20,39,108,116],"instructions":[3],"has":[4],"been":[5],"shown":[6],"to":[7,12,47,65,77],"be":[8,44,72],"an":[9],"effective":[10],"technique":[11],"increase":[13],"the":[14,33,37,40,79,83,114,117,150],"number":[15],"in-flight":[17],"instructions.This":[18],"form":[19],"runtime":[21],"scheduling":[22],"can":[23,43,129],"reduce":[24],"pipeline":[25],"stalls":[26,70],"caused":[27],"by":[28,143],"head-of-line":[29],"blocking":[30],"effects":[31],"in":[32,139],"reorder":[34],"buffer":[35],"(ROB).Expanding":[36],"width":[38],"instruction":[41,75],"window":[42],"highly":[45],"beneficial":[46],"multiprocessors":[48],"that":[49,125],"implement":[50],"a":[51,101,127],"strict":[52],"memory":[53,80,118],"model,":[54],"especially":[55],"when":[56],"both":[57,132],"loads":[58],"and":[59,68,134,146],"stores":[60],"encounter":[61],"long":[62],"latencies":[63],"due":[64],"cache":[66],"misses,":[67],"whose":[69],"must":[71],"overlapped":[73],"with":[74],"execution":[76],"overcome":[78],"latencies.Based":[81],"on":[82,149],"Validation":[84],"Buffer":[85],"(VB)":[86],"architecture":[87,94],"(a":[88],"previously":[89],"proposed":[90],"out-of-order":[91,104],"retirement,":[92],"checkpoint-free":[93],"for":[95],"single":[96],"processors),":[97],"this":[98],"paper":[99],"proposes":[100],"cost-effective,":[102],"scalable,":[103],"multiprocessor,":[106],"capable":[107],"enforcing":[109],"sequential":[110],"consistency":[111],"without":[112],"impacting":[113],"design":[115],"hierarchy":[119],"or":[120],"interconnect.Our":[121],"simulation":[122],"results":[123],"indicate":[124],"utilizing":[126],"VB":[128],"speed":[130],"up":[131],"relaxed":[133],"sequentially":[135],"consistent":[136],"in-order":[137],"future":[140],"multiprocessor":[141],"systems":[142],"between":[144],"3%":[145],"20%,":[147],"depending":[148],"ROB":[151],"size.":[152]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2039394413","counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2024-12-17T18:07:25.099443","created_date":"2016-06-24"}