乐胖代购免代理版

{"id":"https://openalex.org/W2115935202","doi":"https://doi.org/10.1109/test.2002.1041816","title":"Re-using DFT logic for functional and silicon debugging test","display_name":"Re-using DFT logic for functional and silicon debugging test","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2115935202","doi":"https://doi.org/10.1109/test.2002.1041816","mag":"2115935202"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041816","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014106133","display_name":"Xinli Gu","orcid":null},"institutions":[{"id":"https://openalex.org/I151281966","display_name":"Cisco Systems (China)","ror":"https://ror.org/02qy75381","country_code":"CN","type":"company","lineage":["https://openalex.org/I135428043","https://openalex.org/I151281966"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"None Xinli Gu","raw_affiliation_strings":["Cisco Systems, Inc., San Jose, CA , USA"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Inc., San Jose, CA , USA","institution_ids":["https://openalex.org/I151281966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115596167","display_name":"Weili Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I151281966","display_name":"Cisco Systems (China)","ror":"https://ror.org/02qy75381","country_code":"CN","type":"company","lineage":["https://openalex.org/I135428043","https://openalex.org/I151281966"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"None Weili Wang","raw_affiliation_strings":["Cisco Systems, Inc., San Jose, CA , USA"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Inc., San Jose, CA , USA","institution_ids":["https://openalex.org/I151281966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087275003","display_name":"K. Li","orcid":null},"institutions":[{"id":"https://openalex.org/I151281966","display_name":"Cisco Systems (China)","ror":"https://ror.org/02qy75381","country_code":"CN","type":"company","lineage":["https://openalex.org/I135428043","https://openalex.org/I151281966"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"K. Li","raw_affiliation_strings":["Cisco Systems, Inc., San Jose, CA , USA"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Inc., San Jose, CA , USA","institution_ids":["https://openalex.org/I151281966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062517488","display_name":"Heon Kim","orcid":"https://orcid.org/0000-0003-0329-5249"},"institutions":[{"id":"https://openalex.org/I151281966","display_name":"Cisco Systems (China)","ror":"https://ror.org/02qy75381","country_code":"CN","type":"company","lineage":["https://openalex.org/I135428043","https://openalex.org/I151281966"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"None Heon Kim","raw_affiliation_strings":["Cisco Systems, Inc., San Jose, CA , USA"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Inc., San Jose, CA , USA","institution_ids":["https://openalex.org/I151281966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039099280","display_name":"Sung Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I151281966","display_name":"Cisco Systems (China)","ror":"https://ror.org/02qy75381","country_code":"CN","type":"company","lineage":["https://openalex.org/I135428043","https://openalex.org/I151281966"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"S.S. Chung","raw_affiliation_strings":["Cisco Systems, Inc., San Jose, CA , USA"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Inc., San Jose, CA , USA","institution_ids":["https://openalex.org/I151281966"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.478,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":26,"citation_normalized_percentile":{"value":0.974075,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":87,"max":88},"biblio":{"volume":null,"issue":null,"first_page":"648","last_page":"656"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9984,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.69680804},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.47024292}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.91099286},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.69680804},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.61930376},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.558873},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.5144963},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.47024292},{"id":"https://openalex.org/C2780428219","wikidata":"https://www.wikidata.org/wiki/Q16952335","display_name":"Cover (algebra)","level":2,"score":0.4464377},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.42509055},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4231107},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34431618},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26838195},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21763128},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20159209},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041816","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.48,"id":"https://metadata.un.org/sdg/9"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":8,"referenced_works":["https://openalex.org/W1502837022","https://openalex.org/W1863819993","https://openalex.org/W1885016154","https://openalex.org/W1905213452","https://openalex.org/W2113288652","https://openalex.org/W2145314233","https://openalex.org/W2169449309","https://openalex.org/W615030097"],"related_works":["https://openalex.org/W4241045879","https://openalex.org/W2978026406","https://openalex.org/W2391643687","https://openalex.org/W2388687068","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W2366922255","https://openalex.org/W2366346238","https://openalex.org/W2361273971","https://openalex.org/W2351581202"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,37,76],"technique":[4],"of":[5,33,53],"re-using":[6],"DFT":[7,19],"logic":[8,20],"for":[9],"system":[10,38,58,90],"functional":[11],"and":[12,41,48,60,63,71,83,89],"silicon":[13,61],"debugging.":[14],"By":[15],"re-configuring":[16],"the":[17],"existing":[18],"implemented":[21],"on":[22,75],"an":[23,34,54],"ASIC,":[24],"we":[25,79],"are":[26],"able":[27],"to":[28,56,68],"1)":[29],"test":[30,84],"each":[31],"part":[32],"ASIC":[35,55],"in":[36],"environment":[39],"separately":[40],"thus":[42],"locate":[43],"manufacturing":[44],"defects,":[45],"2)":[46],"control":[47],"observe":[49],"any":[50],"state":[51],"elements":[52],"facilitate":[57],"function":[59],"debugging,":[62],"3)":[64],"use":[65],"structural":[66],"tests":[67,74],"cover":[69],"device":[70,87],"their":[72],"interconnect":[73],"board.":[77],"Therefore,":[78],"can":[80],"achieve":[81],"debugging":[82],"at":[85],"both":[86],"level":[88],"board":[91],"level.":[92]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2115935202","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-01-06T08:41:49.076633","created_date":"2016-06-24"}