乐胖代购免代理版

{"id":"https://openalex.org/W2105361790","doi":"https://doi.org/10.1109/test.1989.82315","title":"A new array architecture for parallel testing in VLSI memories","display_name":"A new array architecture for parallel testing in VLSI memories","publication_year":2003,"publication_date":"2003-01-13","ids":{"openalex":"https://openalex.org/W2105361790","doi":"https://doi.org/10.1109/test.1989.82315","mag":"2105361790"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.1989.82315","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101675855","display_name":"Yoshio Matsuda","orcid":"https://orcid.org/0000-0003-0114-0219"},"institutions":[{"id":"https://openalex.org/I1306287861","display_name":"Mitsubishi Group (Japan)","ror":"https://ror.org/0234cd281","country_code":"JP","type":"company","lineage":["https://openalex.org/I1306287861"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Matsuda","raw_affiliation_strings":["Mitsubishi Electr. Corp, Hyogo, Japan"],"affiliations":[{"raw_affiliation_string":"Mitsubishi Electr. Corp, Hyogo, Japan","institution_ids":["https://openalex.org/I1306287861"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040347203","display_name":"Kazutami Arimoto","orcid":"https://orcid.org/0000-0003-2871-7479"},"institutions":[{"id":"https://openalex.org/I1306287861","display_name":"Mitsubishi Group (Japan)","ror":"https://ror.org/0234cd281","country_code":"JP","type":"company","lineage":["https://openalex.org/I1306287861"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Arimoto","raw_affiliation_strings":["Mitsubishi Electr. Corp, Hyogo, Japan"],"affiliations":[{"raw_affiliation_string":"Mitsubishi Electr. Corp, Hyogo, Japan","institution_ids":["https://openalex.org/I1306287861"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045311127","display_name":"M. Tsukude","orcid":null},"institutions":[{"id":"https://openalex.org/I1306287861","display_name":"Mitsubishi Group (Japan)","ror":"https://ror.org/0234cd281","country_code":"JP","type":"company","lineage":["https://openalex.org/I1306287861"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Tsukude","raw_affiliation_strings":["Mitsubishi Electr. Corp, Hyogo, Japan"],"affiliations":[{"raw_affiliation_string":"Mitsubishi Electr. Corp, Hyogo, Japan","institution_ids":["https://openalex.org/I1306287861"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019594842","display_name":"Toshiyuki Oishi","orcid":"https://orcid.org/0000-0002-0812-1670"},"institutions":[{"id":"https://openalex.org/I1306287861","display_name":"Mitsubishi Group (Japan)","ror":"https://ror.org/0234cd281","country_code":"JP","type":"company","lineage":["https://openalex.org/I1306287861"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Oishi","raw_affiliation_strings":["Mitsubishi Electr. Corp, Hyogo, Japan"],"affiliations":[{"raw_affiliation_string":"Mitsubishi Electr. Corp, Hyogo, Japan","institution_ids":["https://openalex.org/I1306287861"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065258234","display_name":"K. Fujishima","orcid":null},"institutions":[{"id":"https://openalex.org/I1306287861","display_name":"Mitsubishi Group (Japan)","ror":"https://ror.org/0234cd281","country_code":"JP","type":"company","lineage":["https://openalex.org/I1306287861"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Fujishima","raw_affiliation_strings":["Mitsubishi Electr. Corp, Hyogo, Japan"],"affiliations":[{"raw_affiliation_string":"Mitsubishi Electr. Corp, Hyogo, Japan","institution_ids":["https://openalex.org/I1306287861"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.404,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":13,"citation_normalized_percentile":{"value":0.41707,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":82,"max":83},"biblio":{"volume":null,"issue":null,"first_page":"322","last_page":"326"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9954,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9834,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.87698835},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.4740153}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.87698835},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7021793},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.6470141},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5999318},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.5770432},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4977112},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.48466876},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47708163},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.4740153},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47111487},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4493997},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36224425},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3374877},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16063768},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.098158866},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0942148},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.072705686},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06685358},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.1989.82315","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":2,"referenced_works":["https://openalex.org/W1536033052","https://openalex.org/W1990028399"],"related_works":["https://openalex.org/W4366783034","https://openalex.org/W3004219868","https://openalex.org/W2340052325","https://openalex.org/W2154529098","https://openalex.org/W2130268465","https://openalex.org/W2119351822","https://openalex.org/W2107847369","https://openalex.org/W2105858357","https://openalex.org/W2034349229","https://openalex.org/W1498635933"],"abstract_inverted_index":{"The":[0,36,98],"authors":[1],"describe":[2],"a":[3,11,29,34,45,54,65],"novel":[4],"array":[5],"architecture":[6],"and":[7,33],"its":[8],"application":[9,114],"to":[10,44,80,84,103,115],"16-Mb":[12,117],"DRAM":[13],"(dynamic":[14],"random-access":[15],"memory)":[16],"suitable":[17],"for":[18,106],"the":[19,62,74,85,87,104,107,116],"line":[20,47,56],"mode":[21],"test":[22,25,39,71],"(LMT)":[23],"with":[24,50,94],"circuits":[26,105],"consisting":[27],"of":[28],"multipurpose":[30],"register":[31,67],"(MPR)":[32],"comparator.":[35],"LMT":[37,89,108],"can":[38,90],"all":[40],"memory":[41],"cells":[42],"connected":[43],"word":[46,55],"simultaneously.":[48],"Testing":[49],"random":[51,70],"patterns":[52],"along":[53],"is":[57,78,109],"easily":[58],"realized":[59],"by":[60],"using":[61],"MPR":[63],"as":[64],"pattern":[66],"after":[68],"setting":[69],"data":[72],"in":[73,113],"MPR.":[75],"Test":[76],"time":[77],"reduced":[79],"approximately":[81],"1/1000.":[82],"Owing":[83],"MPR,":[86],"present":[88],"achieve":[91],"flexible":[92],"testing":[93],"high":[95],"fault":[96],"coverage.":[97],"excess":[99],"area":[100],"penalty":[101],"due":[102],"suppressed":[110],"within":[111],"0.5%":[112],"DRAM.<":[118],">":[121]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2105361790","counts_by_year":[],"updated_date":"2025-01-18T10:02:12.166233","created_date":"2016-06-24"}