乐胖代购免代理版

{"id":"https://openalex.org/W2153261397","doi":"https://doi.org/10.1109/tcsii.2007.911801","title":"Hardware-Efficient Systolic-Like Modular Design for Two-Dimensional Discrete Wavelet Transform","display_name":"Hardware-Efficient Systolic-Like Modular Design for Two-Dimensional Discrete Wavelet Transform","publication_year":2008,"publication_date":"2008-02-01","ids":{"openalex":"https://openalex.org/W2153261397","doi":"https://doi.org/10.1109/tcsii.2007.911801","mag":"2153261397"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2007.911801","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://dr.ntu.edu.sg/bitstream/10356/94344/1/58.%20Hardware-Efficient%20Systolic-Like%20Modular%20Design%20for.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025809855","display_name":"Pramod Kumar Meher","orcid":"https://orcid.org/0000-0003-0992-1159"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"P.K. Meher","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019078090","display_name":"Basant Kumar Mohanty","orcid":"https://orcid.org/0000-0002-1542-1575"},"institutions":[{"id":"https://openalex.org/I25205351","display_name":"Jaypee University of Engineering and Technology","ror":"https://ror.org/040jmyh64","country_code":"IN","type":"education","lineage":["https://openalex.org/I25205351"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B.K. Mohanty","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee Institute of Engineering and Technology, Raghogarh, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee Institute of Engineering and Technology, Raghogarh, India","institution_ids":["https://openalex.org/I25205351"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049913930","display_name":"Jagdish C. Patra","orcid":"https://orcid.org/0000-0002-6257-0469"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"J.C. Patra","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.232,"has_fulltext":true,"fulltext_origin":"pdf","cited_by_count":25,"citation_normalized_percentile":{"value":0.815173,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":90},"biblio":{"volume":"55","issue":"2","first_page":"151","last_page":"155"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9989,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9856,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.5321295},{"id":"https://openalex.org/keywords/lifting-scheme","display_name":"Lifting Scheme","score":0.5138293},{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.41670322}],"concepts":[{"id":"https://openalex.org/C46286280","wikidata":"https://www.wikidata.org/wiki/Q2414958","display_name":"Discrete wavelet transform","level":4,"score":0.7122021},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.65663654},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5984958},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5930669},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5728882},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.5321295},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.53043437},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.51764375},{"id":"https://openalex.org/C199550912","wikidata":"https://www.wikidata.org/wiki/Q3238415","display_name":"Lifting scheme","level":5,"score":0.5138293},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4508259},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4416229},{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.41670322},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4137117},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.39463058},{"id":"https://openalex.org/C196216189","wikidata":"https://www.wikidata.org/wiki/Q2867","display_name":"Wavelet transform","level":3,"score":0.38804582},{"id":"https://openalex.org/C47432892","wikidata":"https://www.wikidata.org/wiki/Q831390","display_name":"Wavelet","level":2,"score":0.3184781},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.30673307},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22748911},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12492156},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09478268},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2007.911801","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"http://hdl.handle.net/10220/7104","pdf_url":"https://dr.ntu.edu.sg/bitstream/10356/94344/1/58.%20Hardware-Efficient%20Systolic-Like%20Modular%20Design%20for.pdf","source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":["Nanyang Technological University"],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false}],"best_oa_location":{"is_oa":true,"landing_page_url":"http://hdl.handle.net/10220/7104","pdf_url":"https://dr.ntu.edu.sg/bitstream/10356/94344/1/58.%20Hardware-Efficient%20Systolic-Like%20Modular%20Design%20for.pdf","source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":["Nanyang Technological University"],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false},"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":19,"referenced_works":["https://openalex.org/W1972219109","https://openalex.org/W1981173447","https://openalex.org/W2010418711","https://openalex.org/W2049348043","https://openalex.org/W2064585883","https://openalex.org/W2070174169","https://openalex.org/W2076789760","https://openalex.org/W2083278204","https://openalex.org/W2087377691","https://openalex.org/W2095108105","https://openalex.org/W2099563019","https://openalex.org/W2101976672","https://openalex.org/W2107114986","https://openalex.org/W2112356466","https://openalex.org/W2123187917","https://openalex.org/W2132984323","https://openalex.org/W2133937571","https://openalex.org/W2142076542","https://openalex.org/W2157236023"],"related_works":["https://openalex.org/W877544","https://openalex.org/W2809647841","https://openalex.org/W2534725092","https://openalex.org/W2384858034","https://openalex.org/W2380190812","https://openalex.org/W2188585581","https://openalex.org/W2173526700","https://openalex.org/W2059234650","https://openalex.org/W1588899229","https://openalex.org/W1513700015"],"abstract_inverted_index":{"A":[0],"systolic-like":[1],"modular":[2],"architecture":[3],"is":[4,19,28,35,96],"presented":[5],"for":[6,58],"hardware-efficient":[7],"implementation":[8,60],"of":[9,51,61,82,89,101,122,127,151,164,173],"two-dimensional":[10],"(2-D)":[11],"discrete":[12],"wavelet":[13],"transform":[14],"(DWT).":[15],"The":[16,64,93,130],"overall":[17],"computation":[18,50],"decomposed":[20],"into":[21],"two":[22],"distinct":[23],"stages;":[24],"where":[25],"column":[26],"processing":[27,34],"performed":[29,36,56],"in":[30,37,104,154],"stage-1,":[31],"while":[32,166],"row":[33],"stage-2.":[38],"Using":[39],"a":[40,45,162],"new":[41],"data-access":[42],"scheme":[43],"and":[44,74,84,160],"novel":[46],"folding":[47],"technique,":[48],"the":[49,53,70,76,80,87,90,102,105,111,141,157,168,175,182],"both":[52],"stages":[54],"are":[55],"concurrently":[57],"transposition-free":[59],"2-D":[62,107],"DWT.":[63],"proposed":[65,112,131],"design":[66],"can":[67],"offer":[68],"nearly":[69],"same":[71,77],"throughput":[72],"rate,":[73],"requires":[75],"or":[78,119,125],"less":[79,136,149],"number":[81],"adders":[83],"multipliers":[85],"as":[86],"best":[88],"existing":[91,106,142,158,169],"structures.":[92,143],"storage":[94,121],"space":[95],"found":[97],"to":[98,156,181],"occupy":[99],"most":[100],"area":[103],"DWT":[108],"structures":[109,170],"but":[110],"structure":[113],"does":[114],"not":[115],"require":[116],"any":[117],"on-chip":[118],"off-chip":[120],"input":[123,183],"samples":[124],"storage/transposition":[126],"intermediate":[128],"output.":[129],"one,":[132],"therefore,":[133],"involves":[134],"considerably":[135],"hardware":[137],"complexity":[138],"compared":[139,180],"with":[140],"Apart":[144],"from":[145],"that,":[146],"it":[147],"has":[148,161],"duration":[150],"cycle":[152],"period":[153],"comparison":[155],"structures,":[159],"latency":[163,172],"cycles":[165],"all":[167],"have":[171],"cycles,":[174],"filter":[176],"order":[177],"being":[178],"small":[179],"size":[184],".":[185]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2153261397","counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":4}],"updated_date":"2025-01-22T16:52:36.856293","created_date":"2016-06-24"}