乐胖代购免代理版

{"id":"https://openalex.org/W2165261253","doi":"https://doi.org/10.1109/tcsi.2006.870225","title":"Scalable and modular memory-based systolic architectures for discrete Hartley transform","display_name":"Scalable and modular memory-based systolic architectures for discrete Hartley transform","publication_year":2006,"publication_date":"2006-05-01","ids":{"openalex":"https://openalex.org/W2165261253","doi":"https://doi.org/10.1109/tcsi.2006.870225","mag":"2165261253"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2006.870225","pdf_url":null,"source":{"id":"https://openalex.org/S4210171352","display_name":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","issn_l":"1057-7122","issn":["1057-7122","1558-1268"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://dr.ntu.edu.sg/bitstream/10356/94247/1/65%20Scalable%20and%20Modular%20Memory-Based%20Systolic%20Architechtures%20for%20Discrete%20Hartley%20Transform.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025809855","display_name":"Pramod Kumar Meher","orcid":"https://orcid.org/0000-0003-0992-1159"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"P.K. Meher","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070475093","display_name":"Thambipillai Srikanthan","orcid":"https://orcid.org/0000-0003-3664-4345"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"T. Srikanthan","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049913930","display_name":"Jagdish C. Patra","orcid":"https://orcid.org/0000-0002-6257-0469"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"J.C. Patra","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.175,"has_fulltext":true,"fulltext_origin":"pdf","cited_by_count":42,"citation_normalized_percentile":{"value":0.914193,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":92,"max":93},"biblio":{"volume":"53","issue":"5","first_page":"1065","last_page":"1077"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9967,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9865,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/discrete-hartley-transform","display_name":"Discrete Hartley transform","score":0.6344621},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.49066603}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6385261},{"id":"https://openalex.org/C192853989","wikidata":"https://www.wikidata.org/wiki/Q1006531","display_name":"Discrete Hartley transform","level":5,"score":0.6344621},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.57382345},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5243314},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.51467496},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5078209},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.49066603},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.43876523},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4330943},{"id":"https://openalex.org/C184992742","wikidata":"https://www.wikidata.org/wiki/Q7243229","display_name":"Prime (order theory)","level":2,"score":0.41335738},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.254983},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.18731976},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.085683286},{"id":"https://openalex.org/C76563020","wikidata":"https://www.wikidata.org/wiki/Q4817582","display_name":"Fractional Fourier transform","level":4,"score":0.08507565},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.08426681},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C203024314","wikidata":"https://www.wikidata.org/wiki/Q1365258","display_name":"Fourier analysis","level":3,"score":0.0},{"id":"https://openalex.org/C102519508","wikidata":"https://www.wikidata.org/wiki/Q6520159","display_name":"Fourier transform","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2006.870225","pdf_url":null,"source":{"id":"https://openalex.org/S4210171352","display_name":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications","issn_l":"1057-7122","issn":["1057-7122","1558-1268"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"https://hdl.handle.net/10356/94247","pdf_url":"https://dr.ntu.edu.sg/bitstream/10356/94247/1/65%20Scalable%20and%20Modular%20Memory-Based%20Systolic%20Architechtures%20for%20Discrete%20Hartley%20Transform.pdf","source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":["Nanyang Technological University"],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://hdl.handle.net/10356/94247","pdf_url":"https://dr.ntu.edu.sg/bitstream/10356/94247/1/65%20Scalable%20and%20Modular%20Memory-Based%20Systolic%20Architechtures%20for%20Discrete%20Hartley%20Transform.pdf","source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":["Nanyang Technological University"],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false},"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":34,"referenced_works":["https://openalex.org/W1492653380","https://openalex.org/W1501488688","https://openalex.org/W1535907349","https://openalex.org/W1536451989","https://openalex.org/W1542480758","https://openalex.org/W1771872267","https://openalex.org/W1811743503","https://openalex.org/W1966904279","https://openalex.org/W1980523672","https://openalex.org/W2006233899","https://openalex.org/W2006724675","https://openalex.org/W2011609476","https://openalex.org/W2017369466","https://openalex.org/W2034310980","https://openalex.org/W2072429505","https://openalex.org/W2080328839","https://openalex.org/W2095603848","https://openalex.org/W2096017280","https://openalex.org/W2100413522","https://openalex.org/W2102542053","https://openalex.org/W2105672294","https://openalex.org/W2105848320","https://openalex.org/W2117788213","https://openalex.org/W2124884295","https://openalex.org/W2146506706","https://openalex.org/W2148450157","https://openalex.org/W2157203031","https://openalex.org/W2162485693","https://openalex.org/W2162611351","https://openalex.org/W2167059036","https://openalex.org/W2167768384","https://openalex.org/W2203149414","https://openalex.org/W3145242693","https://openalex.org/W3149448910"],"related_works":["https://openalex.org/W4256482548","https://openalex.org/W4240320454","https://openalex.org/W2538820744","https://openalex.org/W2264370865","https://openalex.org/W2159892180","https://openalex.org/W2137148376","https://openalex.org/W2104703851","https://openalex.org/W2070314832","https://openalex.org/W2044633946","https://openalex.org/W152103884"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,57,101,105],"design":[6],"framework":[7],"for":[8,26,35,52,65,141],"scalable":[9],"memory-based":[10],"implementation":[11,60],"of":[12,93,112,130,132,156],"the":[13,43,66,114,124,133,149,153,157],"discrete":[14],"Hartley":[15],"transform":[16,30,54,143],"(DHT)":[17],"using":[18,104],"simple":[19],"and":[20,23,28,38,96],"efficient":[21],"systolic":[22],"systolic-like":[24],"structures":[25,46,63,116],"short":[27],"prime":[29],"lengths,":[31],"as":[32],"well":[33],"as,":[34],"lengths":[36,55,144],"4":[37],"8.":[39],"We":[40],"have":[41],"used":[42],"proposed":[44,64,115,128],"short-length":[45],"to":[47,148],"construct":[48],"highly":[49],"modular":[50],"architectures":[51],"higher":[53,142],"by":[56],"new":[58],"prime-factor":[59,67],"approach.":[61],"The":[62,127],"DHT,":[68],"interestingly,":[69],"do":[70],"not":[71,139],"involve":[72],"any":[73],"transposition":[74],"hardware/time.":[75],"Besides,":[76],"it":[77],"is":[78],"shown":[79],"here":[80],"that":[81],"an":[82],"N-point":[83],"DHT":[84,134],"can":[85,135],"be":[86,137],"computed":[87],"efficiently":[88],"from":[89,110],"two":[90],"(N/2)-point":[91],"DHTs":[92],"its":[94],"even-":[95],"odd-indexed":[97],"input":[98],"subsequences":[99],"in":[100],"recursive":[102],"manner":[103],"ROM-based":[106],"multiplication":[107],"stage.":[108],"Apart":[109],"flexibility":[111],"implementation,":[113],"offer":[117],"significantly":[118],"lower":[119],"area-time":[120],"complexity":[121],"compared":[122],"with":[123],"existing":[125],"structures.":[126],"schemes":[129],"computation":[131],"conveniently":[136],"scaled":[138],"only":[140],"but":[145],"also":[146],"according":[147],"hardware":[150],"constraint":[151],"or":[152],"throughput":[154],"requirement":[155],"application.":[158]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2165261253","counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":2}],"updated_date":"2025-01-08T02:41:52.275124","created_date":"2016-06-24"}