乐胖代购免代理版

{"id":"https://openalex.org/W2118835565","doi":"https://doi.org/10.1109/tcad.2012.2190289","title":"An Analytical Placer for VLSI Standard Cell Placement","display_name":"An Analytical Placer for VLSI Standard Cell Placement","publication_year":2012,"publication_date":"2012-07-13","ids":{"openalex":"https://openalex.org/W2118835565","doi":"https://doi.org/10.1109/tcad.2012.2190289","mag":"2118835565"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2190289","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113333659","display_name":"Jianli Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianli Chen","raw_affiliation_strings":["Center for Discrete Math. & Theor. Comput. Sci., Fuzhou Univ., Fuzhou, China"],"affiliations":[{"raw_affiliation_string":"Center for Discrete Math. & Theor. Comput. Sci., Fuzhou Univ., Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100413098","display_name":"Wenxing Zhu","orcid":"https://orcid.org/0000-0002-8698-0024"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenxing Zhu","raw_affiliation_strings":["Center for Discrete Math. & Theor. Comput. Sci., Fuzhou Univ., Fuzhou, China"],"affiliations":[{"raw_affiliation_string":"Center for Discrete Math. & Theor. Comput. Sci., Fuzhou Univ., Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.369,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":23,"citation_normalized_percentile":{"value":0.903451,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":91},"biblio":{"volume":"31","issue":"8","first_page":"1208","last_page":"1221"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.7385354},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7048829},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.6973964},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.6694801}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7766853},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.7385354},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7048829},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.6973964},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.6694801},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6638547},{"id":"https://openalex.org/C43592290","wikidata":"https://www.wikidata.org/wiki/Q12148490","display_name":"Placer mining","level":2,"score":0.63339096},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.5717883},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.48970512},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41885638},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39684427},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34915513},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.22767368},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.19397506},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19175315},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18592137},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2190289","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44,"display_name":"Peace, justice, and strong institutions","id":"https://metadata.un.org/sdg/16"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":43,"referenced_works":["https://openalex.org/W1605203071","https://openalex.org/W1967661769","https://openalex.org/W1971121833","https://openalex.org/W1976505060","https://openalex.org/W1982992099","https://openalex.org/W1989931041","https://openalex.org/W1996746141","https://openalex.org/W2002525234","https://openalex.org/W2003145440","https://openalex.org/W2011039300","https://openalex.org/W2022271562","https://openalex.org/W2030901421","https://openalex.org/W2039544257","https://openalex.org/W2041583308","https://openalex.org/W2047086368","https://openalex.org/W2058324481","https://openalex.org/W2088553275","https://openalex.org/W2090243586","https://openalex.org/W2102502584","https://openalex.org/W2103833707","https://openalex.org/W2104796877","https://openalex.org/W2108642808","https://openalex.org/W2111359499","https://openalex.org/W2114871550","https://openalex.org/W2118912214","https://openalex.org/W2120129706","https://openalex.org/W2120970098","https://openalex.org/W2132915653","https://openalex.org/W2134930307","https://openalex.org/W2143034719","https://openalex.org/W2147899388","https://openalex.org/W2163632212","https://openalex.org/W2163961680","https://openalex.org/W2165419774","https://openalex.org/W2167015643","https://openalex.org/W2167190617","https://openalex.org/W2168126808","https://openalex.org/W3141126084","https://openalex.org/W4231171283","https://openalex.org/W4234361049","https://openalex.org/W4234618292","https://openalex.org/W4244417290","https://openalex.org/W581518716"],"related_works":["https://openalex.org/W4386859294","https://openalex.org/W4288055011","https://openalex.org/W4245336546","https://openalex.org/W2543084892","https://openalex.org/W2169510384","https://openalex.org/W2167755864","https://openalex.org/W2100360214","https://openalex.org/W2077246255","https://openalex.org/W2038511870","https://openalex.org/W2024392966"],"abstract_inverted_index":{"Placement":[0],"is":[1,16,157],"the":[2,6,50,72,77,97,112,118,122,125,137,151,160],"process":[3],"of":[4,9,36,59,74,96,127],"determining":[5],"exact":[7],"locations":[8],"circuit":[10],"elements":[11],"within":[12],"a":[13,17,37,44,82,87,93,131,145,179],"chip.":[14],"It":[15],"crucial":[18],"step":[19],"in":[20,178],"very":[21],"large":[22],"scale":[23],"integration":[24],"(VLSI)":[25],"physical":[26],"design,":[27],"because":[28],"it":[29],"affects":[30],"routability,":[31],"performance,":[32],"and":[33,66,86,100,103,120,143,166],"power":[34],"consumption":[35],"design.":[38],"In":[39,71,124],"this":[40],"paper,":[41],"we":[42,80,129],"develop":[43,130],"new":[45],"analytical":[46],"placer":[47,57,174],"to":[48,91,115,135,149],"solve":[49],"VLSI":[51],"standard":[52,162],"cell":[53,68,146,163],"placement":[54,64,69,101,141],"problem.":[55],"The":[56,154],"consists":[58],"two":[60],"phases,":[61],"multilevel":[62],"global":[63,94,140],"(GP)":[65],"detailed":[67],"(DP).":[70],"stage":[73,114,126],"GP,":[75],"during":[76,111],"clustering":[78,89],"stage,":[79],"use":[81,105,144],"nonlinear":[83],"programming":[84],"technique":[85,110],"best-choice":[88],"algorithm":[90,134,156],"take":[92],"view":[95],"whole":[98],"netlist":[99],"information,":[102],"then":[104],"an":[106],"iterative":[107],"local":[108],"refinement":[109],"declustering":[113],"further":[116],"distribute":[117],"cells":[119],"reduce":[121],"wirelength.":[123],"DP,":[128],"fast":[132],"legalization":[133],"make":[136],"solution":[138],"by":[139],"legal":[142,152],"order":[147],"polishing":[148],"improve":[150],"solution.":[153],"proposed":[155],"tested":[158],"on":[159],"IBM":[161],"benchmark":[164],"circuits":[165],"Peko":[167],"suites.":[168],"Experimental":[169],"results":[170,177],"show":[171],"that":[172],"our":[173],"obtains":[175],"high-quality":[176],"reasonable":[180],"running":[181],"time.":[182]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2118835565","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2024-12-10T13:52:01.792511","created_date":"2016-06-24"}