乐胖代购免代理版

{"id":"https://openalex.org/W2108050730","doi":"https://doi.org/10.1109/tcad.2008.925776","title":"Robust Clock Tree Routing in the Presence of Process Variations","display_name":"Robust Clock Tree Routing in the Presence of Process Variations","publication_year":2008,"publication_date":"2008-07-24","ids":{"openalex":"https://openalex.org/W2108050730","doi":"https://doi.org/10.1109/tcad.2008.925776","mag":"2108050730"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2008.925776","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037125824","display_name":"U. Padmanabhan","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"U. Padmanabhan","raw_affiliation_strings":["Freescale Semiconductor, Inc., Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Tempe, AZ, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026062738","display_name":"J.M. Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.M. Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Arizona Tucson, Tucson, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Arizona Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Hu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.812,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":15,"citation_normalized_percentile":{"value":0.720083,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":86,"max":87},"biblio":{"volume":"27","issue":"8","first_page":"1385","last_page":"1397"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.68366784},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.49193907},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process Variation","score":0.4798793}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.8591955},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7757695},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.68366784},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.60196924},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5090923},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.49193907},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.48983213},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48961192},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4798793},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43790942},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36020392},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3526717},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18603396},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.17588297},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16963637},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14499852},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0922592},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2008.925776","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":56,"referenced_works":["https://openalex.org/W1500653364","https://openalex.org/W1507707340","https://openalex.org/W1554036405","https://openalex.org/W1578824783","https://openalex.org/W1667165204","https://openalex.org/W1792392580","https://openalex.org/W1984588379","https://openalex.org/W2001979258","https://openalex.org/W2002982872","https://openalex.org/W2014324732","https://openalex.org/W2017567538","https://openalex.org/W2023981464","https://openalex.org/W2036488048","https://openalex.org/W2053295722","https://openalex.org/W2056496431","https://openalex.org/W2077243731","https://openalex.org/W2088286197","https://openalex.org/W2100278522","https://openalex.org/W2101772490","https://openalex.org/W2106565868","https://openalex.org/W2110687226","https://openalex.org/W2112662324","https://openalex.org/W2121274710","https://openalex.org/W2122533670","https://openalex.org/W2132844001","https://openalex.org/W2136768070","https://openalex.org/W2138706204","https://openalex.org/W2138817962","https://openalex.org/W2140367260","https://openalex.org/W2140823559","https://openalex.org/W2141222031","https://openalex.org/W2142013193","https://openalex.org/W2145886598","https://openalex.org/W2148609278","https://openalex.org/W2154363431","https://openalex.org/W2157005274","https://openalex.org/W2159866772","https://openalex.org/W2167232152","https://openalex.org/W2170428543","https://openalex.org/W2170454255","https://openalex.org/W3008609509","https://openalex.org/W3143002681","https://openalex.org/W3209981646","https://openalex.org/W4233045530","https://openalex.org/W4233806716","https://openalex.org/W4235168608","https://openalex.org/W4237096326","https://openalex.org/W4238724481","https://openalex.org/W4240281133","https://openalex.org/W4243164749","https://openalex.org/W4245941001","https://openalex.org/W4246743157","https://openalex.org/W4247123921","https://openalex.org/W4247242901","https://openalex.org/W4247380242","https://openalex.org/W4248546709"],"related_works":["https://openalex.org/W4254314088","https://openalex.org/W4243812730","https://openalex.org/W2169934076","https://openalex.org/W2154194029","https://openalex.org/W2139108643","https://openalex.org/W2138706204","https://openalex.org/W2135079374","https://openalex.org/W2131428184","https://openalex.org/W2127379989","https://openalex.org/W1866979339"],"abstract_inverted_index":{"Advances":[0],"in":[1,51,114,128],"very":[2],"large-scale":[3],"integration":[4],"technology":[5],"make":[6],"clock":[7,19,34,43,61],"skew":[8,20,26,74,105,144],"more":[9],"susceptible":[10],"to":[11,48,76],"process":[12],"variations.":[13,78],"Notwithstanding":[14],"efficient":[15],"exact":[16],"zero-skew":[17],"algorithms,":[18],"still":[21],"limits":[22],"post-manufacturing":[23],"performance.":[24],"Process-induced":[25],"presents":[27],"an":[28],"ever-growing":[29],"limitation":[30],"for":[31,40,110],"high-speed":[32],"large-area":[33],"networks.":[35],"To":[36],"achieve":[37],"multigigahertz":[38],"operation":[39],"high-end":[41],"designs,":[42],"networks":[44],"must":[45],"be":[46],"constructed":[47],"tolerate":[49],"variations":[50],"various":[52],"interconnect":[53,77],"parameters.":[54],"This":[55],"paper":[56],"proposes":[57],"a":[58,120],"statistical":[59],"centering-based":[60],"routing":[62],"algorithm":[63,80,125],"that":[64,71,136],"is":[65,95,126],"built":[66],"upon":[67],"deferred":[68],"merging":[69],"embedding":[70],"greatly":[72],"improves":[73],"tolerance":[75],"The":[79],"achieves":[81],"the":[82,85,90,99,104,115,137,141],"improvement":[83],"by":[84,146],"following":[86],"ways:":[87],"(1)":[88],"choosing":[89],"best":[91],"center":[92],"measure":[93],"which":[94],"dynamically":[96],"based":[97],"on":[98,132],"first":[100],"three":[101],"moments":[102],"of":[103,143],"distribution":[106],"and":[107],"(2)":[108],"designing":[109],"all":[111],"sink":[112],"pairs":[113],"subtrees":[116],"simultaneously.":[117],"In":[118],"addition,":[119],"variation-aware":[121],"abstract":[122],"topology":[123],"generation":[124],"proposed":[127,138],"this":[129],"paper.":[130],"Experiments":[131],"benchmark":[133],"circuits":[134],"demonstrate":[135],"method":[139],"reduces":[140],"number":[142],"violations":[145],"12%-37%.":[147]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2108050730","counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":5},{"year":2012,"cited_by_count":2}],"updated_date":"2025-01-18T18:09:55.397162","created_date":"2016-06-24"}