乐胖代购免代理版

{"id":"https://openalex.org/W2132520462","doi":"https://doi.org/10.1109/tcad.2005.844084","title":"Early evaluation for performance enhancement in phased logic","display_name":"Early evaluation for performance enhancement in phased logic","publication_year":2005,"publication_date":"2005-04-01","ids":{"openalex":"https://openalex.org/W2132520462","doi":"https://doi.org/10.1109/tcad.2005.844084","mag":"2132520462"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2005.844084","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015949652","display_name":"R.B. Reese","orcid":null},"institutions":[{"id":"https://openalex.org/I99041443","display_name":"Mississippi State University","ror":"https://ror.org/0432jq872","country_code":"US","type":"education","lineage":["https://openalex.org/I4210141039","https://openalex.org/I99041443"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.B. Reese","raw_affiliation_strings":["Electrical and Computer Engineering Department, Mississippi State University, Starkville, MS, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Mississippi State University, Starkville, MS, USA","institution_ids":["https://openalex.org/I99041443"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082009815","display_name":"Mitchell A. Thornton","orcid":"https://orcid.org/0000-0003-3559-9511"},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.A. Thornton","raw_affiliation_strings":["Computer Science and Engineering Department, Southern Methodist University, Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, Southern Methodist University, Dallas, TX, USA","institution_ids":["https://openalex.org/I178169726"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085349290","display_name":"C. Traver","orcid":null},"institutions":[{"id":"https://openalex.org/I177328695","display_name":"Union College","ror":"https://ror.org/058w5nk68","country_code":"US","type":"education","lineage":["https://openalex.org/I177328695"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Traver","raw_affiliation_strings":["Electrical and Computer Engineering Department, Union College, Schenectady, NY, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Union College, Schenectady, NY, USA","institution_ids":["https://openalex.org/I177328695"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058912670","display_name":"David Hemmendinger","orcid":"https://orcid.org/0000-0001-5144-1699"},"institutions":[{"id":"https://openalex.org/I177328695","display_name":"Union College","ror":"https://ror.org/058w5nk68","country_code":"US","type":"education","lineage":["https://openalex.org/I177328695"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Hemmendinger","raw_affiliation_strings":["Computer Science Department, Union College, Schenectady, NY, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, Union College, Schenectady, NY, USA","institution_ids":["https://openalex.org/I177328695"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.053,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.723972,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":86,"max":87},"biblio":{"volume":"24","issue":"4","first_page":"532","last_page":"550"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8380606},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6406295}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8380606},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7358402},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.7173235},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6406295},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.432612},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4132688},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3655998},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3612609},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34300512},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3251553},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15651289},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.100764245},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08353758},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2005.844084","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":31,"referenced_works":["https://openalex.org/W1491226430","https://openalex.org/W1501742891","https://openalex.org/W1769133684","https://openalex.org/W1882862660","https://openalex.org/W1991466857","https://openalex.org/W1993742654","https://openalex.org/W1996109622","https://openalex.org/W2006452426","https://openalex.org/W2033981684","https://openalex.org/W2050268512","https://openalex.org/W2080267935","https://openalex.org/W2097418516","https://openalex.org/W2103276472","https://openalex.org/W2104105510","https://openalex.org/W2110722301","https://openalex.org/W2120757256","https://openalex.org/W2124596481","https://openalex.org/W2128702371","https://openalex.org/W2137978379","https://openalex.org/W2140712105","https://openalex.org/W2153102532","https://openalex.org/W2153625893","https://openalex.org/W2155491625","https://openalex.org/W2164174587","https://openalex.org/W2211669137","https://openalex.org/W2295288655","https://openalex.org/W2533096470","https://openalex.org/W4230791737","https://openalex.org/W4230956919","https://openalex.org/W4231905827","https://openalex.org/W4247988113"],"related_works":["https://openalex.org/W93453105","https://openalex.org/W3131936776","https://openalex.org/W2393977054","https://openalex.org/W2386225784","https://openalex.org/W2161125053","https://openalex.org/W2145822783","https://openalex.org/W2131154356","https://openalex.org/W2087855246","https://openalex.org/W1975873725","https://openalex.org/W1517750268"],"abstract_inverted_index":{"Data-dependent":[0],"completion":[1],"time":[2],"is":[3,47,60],"a":[4,94,114,119,139],"well-known":[5],"advantage":[6,32],"of":[7,42],"self-timed":[8,35,77],"circuits,":[9,112,128,130],"one":[10],"that":[11,29,69,83,85,146],"allows":[12],"them":[13],"to":[14,37,55],"operate":[15],"at":[16],"average":[17],"rather":[18],"than":[19],"worst-case":[20],"execution":[21],"rates.":[22],"A":[23],"technique":[24,51],"called":[25],"early":[26],"evaluation":[27],"(EE)":[28],"extends":[30],"this":[31],"by":[33],"allowing":[34],"modules":[36],"produce":[38],"results":[39,108,137],"before":[40],"all":[41],"their":[43],"inputs":[44],"have":[45],"arrived":[46],"described":[48],"here.":[49],"The":[50],"can":[52],"be":[53],"applied":[54],"any":[56,102],"combinational":[57],"function":[58],"and":[59,74,92,118,131],"integrated":[61],"into":[62,101],"the":[63,86],"phased":[64],"logic":[65],"(PL)":[66],"design":[67,72],"methodology":[68],"accepts":[70],"synchronous":[71],"entry":[73],"produces":[75],"delay-insensitive":[76,88],"circuits.":[78],"We":[79,105],"describe":[80],"an":[81],"algorithm":[82],"ensures":[84],"resulting":[87],"circuits":[89,133,145],"are":[90,124],"safe,":[91],"develop":[93],"generalized":[95],"method":[96],"for":[97,109,143],"inserting":[98],"EE":[99],"gates":[100],"PL":[103,129,132,144],"netlist.":[104],"give":[106],"performance":[107,141],"several":[110],"benchmark":[111],"including":[113],"five-stage":[115],"pipelined":[116],"CPU":[117],"microprogrammed":[120],"floating-point":[121],"unit.":[122],"Comparisons":[123],"made":[125],"among":[126],"clocked":[127],"with":[134],"EE.":[135,148],"Simulation":[136],"show":[138],"clear":[140],"benefit":[142],"use":[147]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2132520462","counts_by_year":[],"updated_date":"2024-12-15T19:29:46.901591","created_date":"2016-06-24"}