乐胖代购免代理版

{"id":"https://openalex.org/W2036887642","doi":"https://doi.org/10.1109/tcad.1987.1270347","title":"MIS: A Multiple-Level Logic Optimization System","display_name":"MIS: A Multiple-Level Logic Optimization System","publication_year":1987,"publication_date":"1987-11-01","ids":{"openalex":"https://openalex.org/W2036887642","doi":"https://doi.org/10.1109/tcad.1987.1270347","mag":"2036887642"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270347","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064568178","display_name":"Robert K. Brayton","orcid":"https://orcid.org/0000-0002-3861-1718"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.K. Brayton","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences,University of California, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences,University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039247554","display_name":"Richard Rudell","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Rudell","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences,University of California, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences,University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088660554","display_name":"Alberto Sangiovanni\u2010Vincentelli","orcid":"https://orcid.org/0000-0003-1298-8389"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Sangiovanni-Vincentelli","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences,University of California, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences,University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006107740","display_name":"A.R. Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.R. Wang","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences,University of California, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences,University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":31.735,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":1179,"citation_normalized_percentile":{"value":0.997384,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":99,"max":100},"biblio":{"volume":"6","issue":"6","first_page":"1062","last_page":"1081"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macrocell","display_name":"Macrocell","score":0.73030925},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5522532},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5036978},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-Level Synthesis","score":0.46782583},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.46246168},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4552128}],"concepts":[{"id":"https://openalex.org/C2778291847","wikidata":"https://www.wikidata.org/wiki/Q1163937","display_name":"Macrocell","level":3,"score":0.73030925},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6650291},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.58835566},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.56590676},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5522532},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.54324853},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5036978},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.46782583},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.46246168},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4552128},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45321718},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.40802497},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.38874334},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33470243},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32062328},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2375673},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21914715},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16116226},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C68649174","wikidata":"https://www.wikidata.org/wiki/Q1379116","display_name":"Base station","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.1987.1270347","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46,"display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":13,"referenced_works":["https://openalex.org/W1811377747","https://openalex.org/W18995498","https://openalex.org/W1978847232","https://openalex.org/W2003958683","https://openalex.org/W2065371192","https://openalex.org/W2102266326","https://openalex.org/W2105761964","https://openalex.org/W2114875708","https://openalex.org/W2140727935","https://openalex.org/W2163205571","https://openalex.org/W2988925554","https://openalex.org/W4212851583","https://openalex.org/W4250956016"],"related_works":["https://openalex.org/W4241206086","https://openalex.org/W2543290882","https://openalex.org/W2157277696","https://openalex.org/W2110487025","https://openalex.org/W2109697164","https://openalex.org/W2071237164","https://openalex.org/W2066871890","https://openalex.org/W1939541994","https://openalex.org/W1591214607","https://openalex.org/W1528726807"],"abstract_inverted_index":{"MIS":[0,14,107],"is":[1],"both":[2,45],"an":[3,72,89,100],"interactive":[4],"and":[5,11,47,59,77,96],"a":[6,23,27,31,78],"batch-oriented":[7],"multilevel":[8,32],"logic":[9,19,36,95],"synthesis":[10],"minimization":[12],"system.":[13],"starts":[15],"from":[16,22],"the":[17,39,57,75,81],"combinational":[18],"extracted,":[20],"typically,":[21],"high-level":[24],"description":[25,79],"of":[26,34,53,74,80],"macrocell.":[28],"It":[29],"produces":[30],"set":[33],"optimized":[35],"equations":[37],"preserving":[38],"input-output":[40],"behavior.":[41],"The":[42],"system":[43,76],"includes":[44],"fast":[46],"slower":[48],"(but":[49],"more":[50],"optimal)":[51],"versions":[52],"algorithms":[54,63,82],"for":[55,93],"minimizing":[56],"area,":[58],"global":[60],"timing":[61,67],"optimization":[62],"to":[64,113],"meet":[65],"system-level":[66],"constraints.":[68],"This":[69],"paper":[70],"provides":[71],"overview":[73],"used.":[83],"Included":[84],"are":[85],"some":[86],"examples":[87],"illustrating":[88],"input":[90],"language":[91],"used":[92],"specifying":[94],"don't-cares.":[97],"Parts":[98],"on":[99],"industrial":[101],"chip":[102],"have":[103],"been":[104],"re-synthesized":[105],"using":[106],"with":[108],"favorable":[109],"results":[110],"as":[111],"compared":[112],"equivalent":[114],"manual":[115],"designs.":[116]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2036887642","counts_by_year":[{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":15},{"year":2013,"cited_by_count":10},{"year":2012,"cited_by_count":4}],"updated_date":"2024-12-09T11:57:21.196356","created_date":"2016-06-24"}