乐胖代购免代理版

{"id":"https://openalex.org/W2008163568","doi":"https://doi.org/10.1109/tc.2012.42","title":"Hardware-based generation of independent subtraces of instructions in clustered processors","display_name":"Hardware-based generation of independent subtraces of instructions in clustered processors","publication_year":2012,"publication_date":"2012-02-07","ids":{"openalex":"https://openalex.org/W2008163568","doi":"https://doi.org/10.1109/tc.2012.42","mag":"2008163568"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2012.42","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://riunet.upv.es/bitstream/10251/38251/1/paper.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062237691","display_name":"Rafael Ubal","orcid":null},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rafael Ubal","raw_affiliation_strings":["Electr. & Comput. Eng. Dept., Northeastern Univ., Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Northeastern Univ., Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044390347","display_name":"Julio Sahuquillo","orcid":"https://orcid.org/0000-0001-8630-4846"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Julio Sahuquillo","raw_affiliation_strings":["Dept. of Comput. Eng. (DISCA), Univ. Politec. de Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Eng. (DISCA), Univ. Politec. de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013237315","display_name":"Salvador Petit","orcid":"https://orcid.org/0000-0003-2426-4134"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Salvador Petit","raw_affiliation_strings":["Dept. of Comput. Eng. (DISCA), Univ. Politec. de Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Eng. (DISCA), Univ. Politec. de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101612028","display_name":"Pedro L\u00f3pez","orcid":"https://orcid.org/0000-0003-4544-955X"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Lopez","raw_affiliation_strings":["Dept. of Comput. Eng. (DISCA), Univ. Politec. de Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Eng. (DISCA), Univ. Politec. de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040384183","display_name":"J. Duato","orcid":"https://orcid.org/0000-0002-7785-0607"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Duato","raw_affiliation_strings":["Technical Univ. of Valencia Valencia"],"affiliations":[{"raw_affiliation_string":"Technical Univ. of Valencia Valencia","institution_ids":["https://openalex.org/I60053951"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"pdf","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":64},"biblio":{"volume":"62","issue":"5","first_page":"944","last_page":"955"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.66779643},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.63586104},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6320018},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.5591215},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.44809467}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.87683195},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7659936},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.66779643},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.63743335},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.63586104},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6320018},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.571679},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.5591215},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.55423486},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5173537},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5096421},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.48730648},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.44809467},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.44422925},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.42890394},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.325423},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.27495345},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27232644},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16492912},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.081747055},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2012.42","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"https://hdl.handle.net/10251/38251","pdf_url":"https://riunet.upv.es/bitstream/10251/38251/1/paper.pdf","source":{"id":"https://openalex.org/S4306400639","display_name":"RiuNet (Universitat Polit\u00e8cnica de Val\u00e8ncia)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":["Universitat Polit\u00e8cnica de Val\u00e8ncia"],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://hdl.handle.net/10251/38251","pdf_url":"https://riunet.upv.es/bitstream/10251/38251/1/paper.pdf","source":{"id":"https://openalex.org/S4306400639","display_name":"RiuNet (Universitat Polit\u00e8cnica de Val\u00e8ncia)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":["Universitat Polit\u00e8cnica de Val\u00e8ncia"],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true},"sustainable_development_goals":[{"score":0.86,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":29,"referenced_works":["https://openalex.org/W1608995421","https://openalex.org/W1965562075","https://openalex.org/W2052839611","https://openalex.org/W2087185755","https://openalex.org/W2103884786","https://openalex.org/W2108707873","https://openalex.org/W2117285153","https://openalex.org/W2123015889","https://openalex.org/W2130555610","https://openalex.org/W2140200206","https://openalex.org/W2147121609","https://openalex.org/W2148954445","https://openalex.org/W2149075803","https://openalex.org/W2153536983","https://openalex.org/W2153752762","https://openalex.org/W2158909727","https://openalex.org/W2161864047","https://openalex.org/W2165423885","https://openalex.org/W2170382128","https://openalex.org/W2464177207","https://openalex.org/W4230929357","https://openalex.org/W4234104226","https://openalex.org/W4238644142","https://openalex.org/W4240899800","https://openalex.org/W4249929199","https://openalex.org/W4252770880","https://openalex.org/W4255264411","https://openalex.org/W4302382258","https://openalex.org/W63944998"],"related_works":["https://openalex.org/W88028992","https://openalex.org/W4311370984","https://openalex.org/W4293104654","https://openalex.org/W4287727071","https://openalex.org/W4230695762","https://openalex.org/W3041606120","https://openalex.org/W2889624678","https://openalex.org/W2134692116","https://openalex.org/W2106695020","https://openalex.org/W2057234250"],"abstract_inverted_index":{"Multicore":[0],"chips":[1],"are":[2,122],"currently":[3],"dominating":[4],"the":[5,104,125,143],"microprocessor":[6],"market":[7],"as":[8,101],"designs":[9],"that":[10,87,142],"improve":[11],"performance":[12,28,43,64,146],"and":[13,66,93,133,150,155],"sustain":[14],"power":[15],"consumption.":[16],"However,":[17],"complex":[18],"core":[19,38],"features":[20],"must":[21],"be":[22],"still":[23],"considered":[24],"to":[25,36,45,73,100,136,165],"provide":[26],"good":[27,68],"for":[29,153],"existing":[30],"sequential":[31,107],"applications.":[32],"An":[33],"effective":[34],"approach":[35,86],"reduce":[37,74],"complexity":[39],"without":[40],"dramatically":[41],"sacrificing":[42],"is":[44,61,71],"distribute":[46],"critical":[47,63],"processor":[48],"structures":[49],"by":[50,91],"using":[51],"clustered":[52],"microarchitectures.":[53],"In":[54,77],"these":[55],"designs,":[56],"communication":[57,90],"latency":[58],"among":[59],"clusters":[60],"a":[62,67,82,130],"bottleneck,":[65],"steering":[69],"algorithm":[70],"required":[72],"intercluster":[75,89],"communication.":[76],"this":[78],"paper,":[79],"we":[80],"propose":[81],"new":[83],"energy-efficient":[84],"microarchitectural":[85],"reduces":[88],"detecting":[92],"generating":[94],"independent":[95],"chains":[96],"of":[97,106,163],"instructions,":[98],"referred":[99],"subtraces,":[102],"from":[103],"execution":[105],"programs.":[108],"The":[109],"devised":[110],"mechanism":[111],"has":[112],"been":[113],"modeled":[114],"on":[115],"an":[116],"x86-based":[117],"trace-cache":[118],"processor,":[119],"where":[120],"subtraces":[121],"built":[123],"in":[124,129],"fill":[126],"unit,":[127],"stored":[128],"trace":[131],"cache,":[132],"individually":[134],"steered":[135],"different":[137],"clusters.":[138],"Experimental":[139],"results":[140],"show":[141],"proposal":[144],"reaches":[145],"speedups":[147],"around":[148],"7":[149],"15":[151],"percent":[152],"point-to-point":[154],"bus-based":[156],"interconnects,":[157],"respectively,":[158],"while":[159],"achieving":[160],"energy":[161],"savings":[162],"up":[164],"12":[166],"percent.":[167]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2008163568","counts_by_year":[],"updated_date":"2024-12-08T17:54:23.103361","created_date":"2016-06-24"}