乐胖代购免代理版

{"id":"https://openalex.org/W2088598399","doi":"https://doi.org/10.1109/tc.2009.95","title":"A Complexity-Effective Out-of-Order Retirement Microarchitecture","display_name":"A Complexity-Effective Out-of-Order Retirement Microarchitecture","publication_year":2009,"publication_date":"2009-07-15","ids":{"openalex":"https://openalex.org/W2088598399","doi":"https://doi.org/10.1109/tc.2009.95","mag":"2088598399"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2009.95","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080421178","display_name":"Salvador Petit Mart\u00ed","orcid":null},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"S.P. Marti","raw_affiliation_strings":["Dept. de Inf. de Sist. y Comput., Univ. Politec. de Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. de Inf. de Sist. y Comput., Univ. Politec. de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044390347","display_name":"Julio Sahuquillo","orcid":"https://orcid.org/0000-0001-8630-4846"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.S. Borras","raw_affiliation_strings":["Dept. de Inf. de Sist. y Comput., Univ. Politec. de Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. de Inf. de Sist. y Comput., Univ. Politec. de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036568942","display_name":"Pedro Majano","orcid":"https://orcid.org/0000-0002-5495-1413"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"P.L. Rodriguez","raw_affiliation_strings":["Dept. de Inf. de Sist. y Comput., Univ. Politec. de Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. de Inf. de Sist. y Comput., Univ. Politec. de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075731431","display_name":"Rafael Ubal Tena","orcid":null},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R.U. Tena","raw_affiliation_strings":["Grupo de Arquitecturas Paralelas, Univ. Politec. de Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Grupo de Arquitecturas Paralelas, Univ. Politec. de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035607843","display_name":"J.D. Marin","orcid":null},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.D. Marin","raw_affiliation_strings":["Dept. de Inf. de Sist. y Comput., Univ. Politec. de Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. de Inf. de Sist. y Comput., Univ. Politec. de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.734,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":17,"citation_normalized_percentile":{"value":0.91215,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":87,"max":88},"biblio":{"volume":"58","issue":"12","first_page":"1626","last_page":"1639"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9981,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.997,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/commit","display_name":"Commit","score":0.80959976},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.74688053},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.7389282},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5217096},{"id":"https://openalex.org/keywords/speculative-execution","display_name":"Speculative execution","score":0.49584922},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.49347818},{"id":"https://openalex.org/keywords/rollback","display_name":"Rollback","score":0.48016778}],"concepts":[{"id":"https://openalex.org/C153180980","wikidata":"https://www.wikidata.org/wiki/Q19776675","display_name":"Commit","level":2,"score":0.80959976},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.80643076},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.74688053},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.7389282},{"id":"https://openalex.org/C47941915","wikidata":"https://www.wikidata.org/wiki/Q107885","display_name":"Speculation","level":2,"score":0.59470916},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5438756},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5217096},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5115972},{"id":"https://openalex.org/C141331961","wikidata":"https://www.wikidata.org/wiki/Q2164465","display_name":"Speculative execution","level":2,"score":0.49584922},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.49347818},{"id":"https://openalex.org/C174220543","wikidata":"https://www.wikidata.org/wiki/Q395307","display_name":"Rollback","level":3,"score":0.48016778},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4503915},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3895336},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2221446},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.14285994},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10746735},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.079571635},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2009.95","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":31,"referenced_works":["https://openalex.org/W1531760701","https://openalex.org/W1885534640","https://openalex.org/W2032094184","https://openalex.org/W2054739713","https://openalex.org/W2112744811","https://openalex.org/W2112833506","https://openalex.org/W2114658430","https://openalex.org/W2118859527","https://openalex.org/W2123608497","https://openalex.org/W2125203708","https://openalex.org/W2137860371","https://openalex.org/W2138082612","https://openalex.org/W2138351227","https://openalex.org/W2143032080","https://openalex.org/W2147098645","https://openalex.org/W2151345470","https://openalex.org/W2153456949","https://openalex.org/W2161864047","https://openalex.org/W2173501262","https://openalex.org/W2296408112","https://openalex.org/W2542426564","https://openalex.org/W2916411819","https://openalex.org/W30156377","https://openalex.org/W4232059819","https://openalex.org/W4236345830","https://openalex.org/W4241271647","https://openalex.org/W4241874262","https://openalex.org/W4242771098","https://openalex.org/W4244763500","https://openalex.org/W4249382013","https://openalex.org/W63944998"],"related_works":["https://openalex.org/W2755318462","https://openalex.org/W2533681803","https://openalex.org/W2367821391","https://openalex.org/W2184895906","https://openalex.org/W2137719453","https://openalex.org/W2116110362","https://openalex.org/W2098339342","https://openalex.org/W2088598399","https://openalex.org/W1985063830","https://openalex.org/W1527482169"],"abstract_inverted_index":{"Current":[0],"superscalar":[1],"processors":[2],"commit":[3,109,195],"instructions":[4,27,60,134],"in":[5,28,70,97,110],"program":[6,29],"order":[7,30,71],"by":[8],"using":[9,197],"a":[10,38,77,111,125,179,189,198],"reorder":[11],"buffer":[12,127],"(ROB).":[13],"The":[14],"ROB":[15,44,123,181],"provides":[16],"support":[17],"for":[18],"speculation,":[19],"precise":[20,78],"exceptions,":[21],"and":[22,88],"register":[23,157],"reclamation.":[24],"However,":[25,62],"committing":[26],"may":[31,65],"lead":[32],"to":[33,51,72,76,85,161,192],"significant":[34],"performance":[35,150,190],"degradation":[36],"if":[37],"long":[39],"latency":[40],"operation":[41],"blocks":[42],"the":[43,74,89,101,122,149,171],"head.":[45],"Several":[46],"proposals":[47],"have":[48],"been":[49],"published":[50],"deal":[52],"with":[53,124,183],"this":[54,118,162],"problem.":[55],"Most":[56],"of":[57,91],"them":[58],"retire":[59],"speculatively.":[61],"as":[63],"speculation":[64],"fail,":[66],"checkpoints":[67,87],"are":[68,137],"required":[69],"rollback":[73],"processor":[75,94,102],"state,":[79],"which":[80,141],"requires":[81],"both":[82],"extra":[83],"hardware":[84],"manage":[86],"enlargement":[90],"other":[92],"major":[93],"structures,":[95],"which,":[96],"turn,":[98],"might":[99],"impact":[100],"cycle.":[103],"This":[104,130],"paper":[105],"focuses":[106],"on":[107],"out-of-order":[108],"nonspeculative":[112,138],"way,":[113],"thus,":[114],"avoiding":[115],"checkpointing.":[116],"To":[117],"end,":[119],"we":[120],"replace":[121],"validation":[126],"(VB)":[128],"structure.":[129],"structure":[131,173],"keeps":[132],"dispatched":[133],"until":[135],"they":[136],"or":[139],"mispeculated,":[140],"allows":[142],"an":[143,193],"early":[144],"retirement.":[145],"By":[146],"doing":[147],"so,":[148],"bottleneck":[151],"is":[152,164,174],"largely":[153],"alleviated.":[154],"An":[155],"aggressive":[156],"reclamation":[158],"mechanism":[159],"targeted":[160],"microarchitecture":[163],"also":[165],"devised.":[166],"As":[167],"experimental":[168],"results":[169],"show,":[170],"VB":[172],"much":[175],"more":[176],"efficient":[177],"than":[178],"typical":[180],"since,":[182],"only":[184],"32":[185],"entries,":[186],"it":[187],"achieves":[188],"close":[191],"in-order":[194],"microprocessor":[196],"256-entry":[199],"ROB.":[200]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2088598399","counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2024-12-16T19:43:41.800128","created_date":"2016-06-24"}