乐胖代购免代理版

{"id":"https://openalex.org/W2005797961","doi":"https://doi.org/10.1109/tc.1983.1676253","title":"The Piecewise Data Flow Architecture: Architectural Concepts","display_name":"The Piecewise Data Flow Architecture: Architectural Concepts","publication_year":1983,"publication_date":"1983-05-01","ids":{"openalex":"https://openalex.org/W2005797961","doi":"https://doi.org/10.1109/tc.1983.1676253","mag":"2005797961"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1983.1676253","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5098410840","display_name":"Requa","orcid":null},"institutions":[{"id":"https://openalex.org/I1282311441","display_name":"Lawrence Livermore National Laboratory","ror":"https://ror.org/041nk4h53","country_code":"US","type":"facility","lineage":["https://openalex.org/I1282311441","https://openalex.org/I1330989302","https://openalex.org/I198811213","https://openalex.org/I4210138311"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"None Requa","raw_affiliation_strings":["Lawrence Livemore National Laboratory, Livermore, CA, USA"],"affiliations":[{"raw_affiliation_string":"Lawrence Livemore National Laboratory, Livermore, CA, USA","institution_ids":["https://openalex.org/I1282311441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052079846","display_name":"M.A. McGraw","orcid":null},"institutions":[{"id":"https://openalex.org/I1282311441","display_name":"Lawrence Livermore National Laboratory","ror":"https://ror.org/041nk4h53","country_code":"US","type":"facility","lineage":["https://openalex.org/I1282311441","https://openalex.org/I1330989302","https://openalex.org/I198811213","https://openalex.org/I4210138311"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"None McGraw","raw_affiliation_strings":["Lawrence Livemore National Laboratory, Livermore, CA, USA"],"affiliations":[{"raw_affiliation_string":"Lawrence Livemore National Laboratory, Livermore, CA, USA","institution_ids":["https://openalex.org/I1282311441"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.352,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":15,"citation_normalized_percentile":{"value":0.897554,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":83,"max":84},"biblio":{"volume":"C-32","issue":"5","first_page":"425","last_page":"438"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9983,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9954,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mimd","display_name":"MIMD","score":0.5766891},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.55530876},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.49026278},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.46454123},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.43060535}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9015205},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6495895},{"id":"https://openalex.org/C21032095","wikidata":"https://www.wikidata.org/wiki/Q1149237","display_name":"MIMD","level":2,"score":0.5766891},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.55530876},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5497492},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.5057044},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.49026278},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.48918584},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.46454123},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4590451},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.44796872},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.43060535},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.42118862},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41592574},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1983.1676253","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":17,"referenced_works":["https://openalex.org/W1768003599","https://openalex.org/W182942635","https://openalex.org/W1970099097","https://openalex.org/W2007301127","https://openalex.org/W2010556856","https://openalex.org/W2013259664","https://openalex.org/W2022142019","https://openalex.org/W2026307700","https://openalex.org/W2036568508","https://openalex.org/W2056928322","https://openalex.org/W2135018441","https://openalex.org/W2137380783","https://openalex.org/W2144481293","https://openalex.org/W2161004322","https://openalex.org/W2983752329","https://openalex.org/W3214948461","https://openalex.org/W4239997146"],"related_works":["https://openalex.org/W3087224274","https://openalex.org/W2479014312","https://openalex.org/W2352941438","https://openalex.org/W2146261485","https://openalex.org/W2080682474","https://openalex.org/W2044521103","https://openalex.org/W2021715972","https://openalex.org/W1583465708","https://openalex.org/W1550846314","https://openalex.org/W1514473160"],"abstract_inverted_index":{"This":[0,81],"paper":[1],"presents":[2],"the":[3,10,121],"design":[4],"and":[5,32,77,135],"a":[6,25,40,49,74],"brief":[7],"analysis":[8],"of":[9,52,64,70,120],"Piecewise":[11],"Data":[12],"Flow":[13],"computer":[14],"(PDF),":[15],"an":[16],"architecture":[17,112,123],"proposed":[18],"for":[19,128],"very":[20],"high-performance":[21],"computing.":[22],"PDF":[23,122],"is":[24,37,84],"heterogeneous":[26],"multiprocessor":[27],"system":[28],"having":[29],"both":[30],"SIMD":[31],"MIMD":[33],"characteristics.":[34],"Each":[35],"computation":[36],"translated":[38],"into":[39],"control":[41],"flow":[42],"graph":[43],"in":[44,58],"which":[45],"each":[46],"node":[47],"contains":[48],"basic":[50,66,75,97,126],"block":[51],"instructions.":[53],"Concurrency":[54],"can":[55],"be":[56,107],"exploited":[57],"three":[59],"different":[60],"ways:":[61],"simultaneous":[62,68],"execution":[63,69],"independent":[65,71],"blocks,":[67],"instructions":[72,137],"within":[73],"block,":[76],"intrinsic":[78],"array":[79],"operations.":[80],"program":[82],"representation":[83],"amenable":[85],"to":[86,109,132,138],"traditional":[87],"languages":[88,105],"(e.g.,":[89],"Fortran)":[90],"because":[91],"almost":[92],"all":[93],"optimizing":[94],"compilers":[95],"use":[96],"blocks":[98,127],"as":[99],"their":[100],"internal":[101],"representation.":[102],"New":[103],"functional":[104],"should":[106],"able":[108],"exploit":[110],"this":[111],"even":[113],"more":[114],"easily.":[115],"The":[116],"most":[117],"significant":[118],"aspects":[119],"concern":[124],"scheduling":[125],"execution,":[129],"allocating":[130],"registers":[131],"intermediate":[133],"results,":[134],"assigning":[136],"processors.":[139]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2005797961","counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-01-20T16:20:47.406881","created_date":"2016-06-24"}