{"id":"https://openalex.org/W2536102455","doi":"https://doi.org/10.1109/swat.1970.2","title":"Asynchronous sequential circuits with (2, 1) type state assignments","display_name":"Asynchronous sequential circuits with (2, 1) type state assignments","publication_year":1970,"publication_date":"1970-10-01","ids":{"openalex":"https://openalex.org/W2536102455","doi":"https://doi.org/10.1109/swat.1970.2","mag":"2536102455"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/swat.1970.2","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054823878","display_name":"Gyula Mag\u00f3","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Gyula Mago","raw_affiliation_strings":["Department of Computer and Information Science, North Carolina State University, Chapel Hill, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Information Science, North Carolina State University, Chapel Hill, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5054823878"],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":1.954,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":7,"citation_normalized_percentile":{"value":0.885135,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":81,"max":82},"biblio":{"volume":"c 18","issue":null,"first_page":"109","last_page":"113"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9981,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9923,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.7353869},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6561784},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.41036627}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.838134},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.7353869},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.6845209},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.67232203},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6561784},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6255596},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.41036627},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29589272},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.27691942},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2293855},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12428719},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1226272},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10345262},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/swat.1970.2","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":8,"referenced_works":["https://openalex.org/W2005130273","https://openalex.org/W2106483006","https://openalex.org/W2137384209","https://openalex.org/W2158855161","https://openalex.org/W2163220384","https://openalex.org/W2533657815","https://openalex.org/W2537385273","https://openalex.org/W4231742674"],"related_works":["https://openalex.org/W2782719366","https://openalex.org/W2584231425","https://openalex.org/W2537385273","https://openalex.org/W2475378634","https://openalex.org/W2394097730","https://openalex.org/W2155261584","https://openalex.org/W2116677773","https://openalex.org/W2022544890","https://openalex.org/W1970410908","https://openalex.org/W1518382973"],"abstract_inverted_index":{"The":[0],"simultaneous":[1],"use":[2],"of":[3,8,15],"delayed":[4],"and":[5],"undelayed":[6],"versions":[7],"the":[9,13,26],"internal":[10],"variables":[11],"permits":[12],"realization":[14],"normal":[16],"fundamental":[17],"mode":[18],"circuits":[19],"with":[20,37,40],"less":[21],"restricted":[22],"state":[23,31,42],"assignments":[24],"than":[25],"usual":[27],"single":[28],"transition":[29],"time":[30],"assignments.":[32,43],"This":[33],"paper":[34],"is":[35],"concerned":[36],"problems":[38],"associated":[39],"these":[41]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2536102455","counts_by_year":[],"updated_date":"2024-12-07T17:35:14.927327","created_date":"2016-10-28"}