乐胖代购免代理版

{"id":"https://openalex.org/W4285038857","doi":"https://doi.org/10.1109/smacd55068.2022.9816309","title":"Real Number Modeling of a SAR ADC behavior using SystemVerilog","display_name":"Real Number Modeling of a SAR ADC behavior using SystemVerilog","publication_year":2022,"publication_date":"2022-06-12","ids":{"openalex":"https://openalex.org/W4285038857","doi":"https://doi.org/10.1109/smacd55068.2022.9816309"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd55068.2022.9816309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065361971","display_name":"Christos Sapsanis","orcid":"https://orcid.org/0000-0003-3875-5110"},"institutions":[{"id":"https://openalex.org/I145311948","display_name":"Johns Hopkins University","ror":"https://ror.org/00za53h95","country_code":"US","type":"education","lineage":["https://openalex.org/I145311948"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christos Sapsanis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Johns Hopkins University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Johns Hopkins University","institution_ids":["https://openalex.org/I145311948"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031974536","display_name":"Mart\u00edn Villemur","orcid":"https://orcid.org/0000-0001-8385-9758"},"institutions":[{"id":"https://openalex.org/I145311948","display_name":"Johns Hopkins University","ror":"https://ror.org/00za53h95","country_code":"US","type":"education","lineage":["https://openalex.org/I145311948"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin Villemur","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Johns Hopkins University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Johns Hopkins University","institution_ids":["https://openalex.org/I145311948"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057789499","display_name":"Andreas G. Andreou","orcid":"https://orcid.org/0000-0003-3826-600X"},"institutions":[{"id":"https://openalex.org/I145311948","display_name":"Johns Hopkins University","ror":"https://ror.org/00za53h95","country_code":"US","type":"education","lineage":["https://openalex.org/I145311948"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andreas G. Andreou","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Johns Hopkins University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Johns Hopkins University","institution_ids":["https://openalex.org/I145311948"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.347,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.745885,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":76,"max":79},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.81387013},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.52440035},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.47756368},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4475584},{"id":"https://openalex.org/keywords/8-bit","display_name":"8-bit","score":0.4385506},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.4260443}],"concepts":[{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.81387013},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7138915},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.65387106},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.56571585},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.52440035},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.50360054},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48636037},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.47756368},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4475584},{"id":"https://openalex.org/C187919765","wikidata":"https://www.wikidata.org/wiki/Q270159","display_name":"8-bit","level":2,"score":0.4385506},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.4260443},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.35572726},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31065786},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20743477},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17889145},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15112194},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd55068.2022.9816309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.44}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":7,"referenced_works":["https://openalex.org/W1993240518","https://openalex.org/W2006659169","https://openalex.org/W2069063184","https://openalex.org/W2148835352","https://openalex.org/W2150521192","https://openalex.org/W2782738696","https://openalex.org/W2897530245"],"related_works":["https://openalex.org/W582916503","https://openalex.org/W4386387962","https://openalex.org/W3145876177","https://openalex.org/W3030386905","https://openalex.org/W2316679782","https://openalex.org/W2072062814","https://openalex.org/W2021502283","https://openalex.org/W2003631798","https://openalex.org/W1981166077","https://openalex.org/W1847003457"],"abstract_inverted_index":{"The":[0,88],"advances":[1],"in":[2,47],"fabrication":[3],"technology":[4,109],"increase":[5],"complexity":[6],"of":[7,91],"integrated":[8],"circuits":[9],"(ICs)":[10],"achieving":[11],"even":[12],"higher":[13],"integration.":[14],"Modern":[15],"ICs":[16],"encompass":[17],"multiple":[18],"analog,":[19],"mixed-mode,":[20],"and":[21,80],"digital":[22,45],"blocks":[23],"requiring":[24],"pre-silicon":[25],"verification":[26],"steps":[27],"for":[28,60],"testing":[29],"functionality":[30],"efficiently":[31],"using":[32,58,73,110],"a":[33,43,48,74,81,98,105],"unified":[34],"top":[35],"simulating":[36],"environment.":[37],"Real":[38],"Number":[39],"Modeling":[40],"(RNM)":[41],"allows":[42],"full-system":[44],"simulation":[46],"significantly":[49],"reduced":[50],"operation":[51],"time.":[52],"A":[53],"SystemVerilog":[54],"(SV)":[55],"behavioral":[56],"model":[57,94,101],"RNM":[59],"an":[61],"N-bit":[62],"ad-hoc":[63],"successive":[64],"approximation":[65],"register":[66],"(SAR)":[67],"analog-to-digital":[68],"converter":[69,78],"(ADC)":[70],"is":[71,95],"presented":[72],"monotonic":[75],"capacitive":[76],"digital-to-analog":[77],"(DAC),":[79],"cascaded":[82],"output":[83],"series":[84],"offset":[85],"cancellation":[86],"comparator.":[87],"8-bit":[89],"version":[90],"the":[92],"proposed":[93],"compared":[96],"to":[97],"transistor-level":[99],"SPICE":[100],"SAR":[102],"ADC":[103],"at":[104],"standard":[106],"180-nm":[107],"CMOS":[108],"Spectre":[111],"Simulator.":[112]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4285038857","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-01-21T20:05:46.144025","created_date":"2022-07-12"}