{"id":"https://openalex.org/W4251468329","doi":"https://doi.org/10.1109/sbcci.1998.715451","title":"Exploring concurrency in data path functional units BIST plan optimization: a study-case","display_name":"Exploring concurrency in data path functional units BIST plan optimization: a study-case","publication_year":2002,"publication_date":"2002-11-27","ids":{"openalex":"https://openalex.org/W4251468329","doi":"https://doi.org/10.1109/sbcci.1998.715451"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.1998.715451","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088975338","display_name":"J. Amazonas","orcid":null},"institutions":[],"countries":["BR"],"is_corresponding":false,"raw_author_name":"J. Amazonas","raw_affiliation_strings":["Escola Politecnica, Sao Paulo Univ., Brazil"],"affiliations":[{"raw_affiliation_string":"Escola Politecnica, Sao Paulo Univ., Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050152387","display_name":"M. Strum","orcid":null},"institutions":[{"id":"https://openalex.org/I17974374","display_name":"Universidade de S\u00e3o Paulo","ror":"https://ror.org/036rp1748","country_code":"BR","type":"funder","lineage":["https://openalex.org/I17974374"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"M. Strum","raw_affiliation_strings":["Escola Polit\u00e9cnica Da Universidade De Sao Paulo, Brazil"],"affiliations":[{"raw_affiliation_string":"Escola Polit\u00e9cnica Da Universidade De Sao Paulo, Brazil","institution_ids":["https://openalex.org/I17974374"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045814236","display_name":"Wang Jiang Chau","orcid":"https://orcid.org/0000-0002-3960-4026"},"institutions":[{"id":"https://openalex.org/I17974374","display_name":"Universidade de S\u00e3o Paulo","ror":"https://ror.org/036rp1748","country_code":"BR","type":"funder","lineage":["https://openalex.org/I17974374"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"None Wang Jiang Chau","raw_affiliation_strings":["Escola Polit\u00e9cnica Da Universidade De Sao Paulo, Brazil"],"affiliations":[{"raw_affiliation_string":"Escola Polit\u00e9cnica Da Universidade De Sao Paulo, Brazil","institution_ids":["https://openalex.org/I17974374"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.734,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":4,"citation_normalized_percentile":{"value":0.493164,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":71,"max":73},"biblio":{"volume":null,"issue":null,"first_page":"244","last_page":"247"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.57367116},{"id":"https://openalex.org/keywords/signature","display_name":"Signature (topology)","score":0.4920232}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7712809},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.61908364},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.60185754},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.57367116},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.54631245},{"id":"https://openalex.org/C2779696439","wikidata":"https://www.wikidata.org/wiki/Q7512811","display_name":"Signature (topology)","level":2,"score":0.4920232},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4270735},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.4212135},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36348867},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30771834},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.24686974},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2447254},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23285434},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.21471909},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12817526},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11228743},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.1998.715451","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":9,"referenced_works":["https://openalex.org/W2103538449","https://openalex.org/W2136933131","https://openalex.org/W2149787112","https://openalex.org/W2153791282","https://openalex.org/W2154276456","https://openalex.org/W2172154421","https://openalex.org/W2493328864","https://openalex.org/W4249241529","https://openalex.org/W4251468329"],"related_works":["https://openalex.org/W4232477441","https://openalex.org/W4230343699","https://openalex.org/W2167371017","https://openalex.org/W2124030650","https://openalex.org/W2115073733","https://openalex.org/W2110221285","https://openalex.org/W2104478015","https://openalex.org/W2102771100","https://openalex.org/W1995595470","https://openalex.org/W1971099700"],"abstract_inverted_index":{"This":[0,85],"paper":[1],"presents":[2],"a":[3,17,38,70,75,81],"procedure":[4,86],"to":[5,100],"optimize":[6],"the":[7,60,66,96,110],"parallel":[8,67],"test":[9,29,39,68,72,77],"plan":[10],"of":[11,89,95,98],"all":[12],"functional":[13],"units":[14],"present":[15],"in":[16],"data":[18],"path.":[19],"Our":[20],"algorithm":[21],"defines":[22],"which":[23,93],"registers":[24,45],"will":[25,46],"be":[26,47],"transformed":[27],"into":[28],"pattern":[30],"generators":[31],"(TPGs)":[32],"and":[33,52,69],"signature":[34],"analyzers":[35],"(SAs),":[36],"minimizing":[37],"cost":[40],"function.":[41],"Cellular":[42],"automata":[43],"(CAs)":[44],"used":[48],"both":[49],"for":[50,59,106],"TPG":[51],"SA.":[53],"Very":[54],"good":[55],"results":[56],"were":[57],"obtained":[58],"tested":[61],"architectures.":[62],"A":[63],"comparison":[64],"between":[65],"serial":[71],"has":[73],"shown":[74],"large":[76],"time":[78],"reduction":[79],"with":[80],"small":[82],"hardware":[83],"penalty.":[84],"is":[87],"part":[88],"an":[90],"ongoing":[91],"research":[92],"consists":[94],"development":[97],"tools":[99],"automatically":[101],"generate":[102],"BIST":[103],"testable":[104],"circuits":[105],"architectures":[107],"synthesized":[108],"by":[109],"MACH":[111],"high-level":[112],"synthesis":[113],"system.":[114]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4251468329","counts_by_year":[],"updated_date":"2025-04-17T10:07:18.178280","created_date":"2022-05-12"}