乐胖代购免代理版

{"id":"https://openalex.org/W2103884786","doi":"https://doi.org/10.1109/sbac-pad.2007.17","title":"Multi2Sim: A Simulation Framework to Evaluate Multicore-Multithreaded Processors","display_name":"Multi2Sim: A Simulation Framework to Evaluate Multicore-Multithreaded Processors","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2103884786","doi":"https://doi.org/10.1109/sbac-pad.2007.17","mag":"2103884786"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbac-pad.2007.17","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062237691","display_name":"Rafael Ubal","orcid":null},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Rafael Ubal","raw_affiliation_strings":["Univ. Polytech. de Valencia, Valencia"],"affiliations":[{"raw_affiliation_string":"Univ. Polytech. de Valencia, Valencia","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044390347","display_name":"Julio Sahuquillo","orcid":"https://orcid.org/0000-0001-8630-4846"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Julio Sahuquillo","raw_affiliation_strings":["Univ. Polytech. de Valencia, Valencia"],"affiliations":[{"raw_affiliation_string":"Univ. Polytech. de Valencia, Valencia","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013237315","display_name":"Salvador Petit","orcid":"https://orcid.org/0000-0003-2426-4134"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Salvador Petit","raw_affiliation_strings":["Univ. Polytech. de Valencia, Valencia"],"affiliations":[{"raw_affiliation_string":"Univ. Polytech. de Valencia, Valencia","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101612028","display_name":"Pedro L\u00f3pez","orcid":"https://orcid.org/0000-0003-4544-955X"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Lopez","raw_affiliation_strings":["Univ. Polytech. de Valencia, Valencia"],"affiliations":[{"raw_affiliation_string":"Univ. Polytech. de Valencia, Valencia","institution_ids":["https://openalex.org/I60053951"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.878,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":183,"citation_normalized_percentile":{"value":0.999406,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"62","last_page":"68"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6801374},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6281468}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.84219676},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.7235798},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6801374},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6281468},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5586358},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.5199788},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4967397},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.4779858},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4725216},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46816608},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38570046},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1525825},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.13664237},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.120507896},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbac-pad.2007.17","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":23,"referenced_works":["https://openalex.org/W1488327529","https://openalex.org/W1510808677","https://openalex.org/W1535557265","https://openalex.org/W1550928833","https://openalex.org/W1584744778","https://openalex.org/W1665745665","https://openalex.org/W1981408476","https://openalex.org/W2032094184","https://openalex.org/W2070015279","https://openalex.org/W2098449676","https://openalex.org/W2100893446","https://openalex.org/W2118532220","https://openalex.org/W2120230074","https://openalex.org/W2120635877","https://openalex.org/W2121795193","https://openalex.org/W2129646012","https://openalex.org/W2149432751","https://openalex.org/W2150871235","https://openalex.org/W2157909358","https://openalex.org/W2159554946","https://openalex.org/W2164264749","https://openalex.org/W3142147837","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4238392246","https://openalex.org/W3142189107","https://openalex.org/W2578331457","https://openalex.org/W2482815832","https://openalex.org/W2294358097","https://openalex.org/W2189498595","https://openalex.org/W2150820374","https://openalex.org/W2029518214","https://openalex.org/W1999755551","https://openalex.org/W1993191611"],"abstract_inverted_index":{"Current":[0],"microprocessors":[1],"are":[2],"based":[3],"in":[4],"complex":[5],"designs,":[6],"integrating":[7],"different":[8],"components":[9,36,63],"on":[10,32],"a":[11,48],"single":[12],"chip,":[13],"such":[14],"as":[15,47],"hardware":[16],"threads,":[17],"processor":[18],"cores,":[19],"memory":[20],"hierarchy":[21],"or":[22],"interconnection":[23],"networks.":[24],"The":[25],"permanent":[26],"need":[27],"of":[28,34,40,64,74,79],"evaluating":[29],"new":[30],"designs":[31],"each":[33],"these":[35],"motivates":[37],"the":[38,44,55,61,72],"development":[39],"tools":[41],"which":[42,59],"simulate":[43],"system":[45],"working":[46],"whole.":[49],"In":[50],"this":[51],"paper,":[52],"we":[53],"present":[54],"Multi2Sim":[56],"simulation":[57,80],"framework,":[58],"models":[60],"major":[62],"incoming":[65],"systems,":[66],"and":[67],"is":[68,82],"intended":[69],"to":[70],"cover":[71],"limitations":[73],"existing":[75],"simulators.":[76],"A":[77],"set":[78],"examples":[81],"also":[83],"included":[84],"for":[85],"illustrative":[86],"purposes.":[87]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2103884786","counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":11},{"year":2018,"cited_by_count":12},{"year":2017,"cited_by_count":12},{"year":2016,"cited_by_count":16},{"year":2015,"cited_by_count":23},{"year":2014,"cited_by_count":21},{"year":2013,"cited_by_count":17},{"year":2012,"cited_by_count":25}],"updated_date":"2024-12-31T12:13:56.671928","created_date":"2016-06-24"}