{"id":"https://openalex.org/W2342840577","doi":"https://doi.org/10.1109/rtas.2016.7461331","title":"Demo Abstract: Predictable SoC Architecture Based on COTS Multi-Core","display_name":"Demo Abstract: Predictable SoC Architecture Based on COTS Multi-Core","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2342840577","doi":"https://doi.org/10.1109/rtas.2016.7461331","mag":"2342840577"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtas.2016.7461331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027491754","display_name":"Nitin Shivaraman","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Nitin Shivaraman","raw_affiliation_strings":["Nanyang Technological University"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103486798","display_name":"Sriram Vasudevan","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Sriram Vasudevan","raw_affiliation_strings":["Nanyang Technological University"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054946593","display_name":"Arvind Easwaran","orcid":"https://orcid.org/0000-0002-9628-3847"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Arvind Easwaran","raw_affiliation_strings":["Nanyang Technological University"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University","institution_ids":["https://openalex.org/I172675005"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":66},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.984,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.983,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.45364922},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4275909}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.76069784},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7394542},{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.72504824},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7181296},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5764237},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5509148},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.45364922},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45335189},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4275909},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3563456},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2628038},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19311008}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtas.2016.7461331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3004013051","https://openalex.org/W2541454754","https://openalex.org/W2538203137","https://openalex.org/W2534610203","https://openalex.org/W2516832665","https://openalex.org/W2114859707","https://openalex.org/W2098405901","https://openalex.org/W1990040224","https://openalex.org/W1978644024","https://openalex.org/W1569262345"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"With":[4],"the":[5,13,45,114,131,140,147],"increasing":[6],"complexity":[7],"of":[8,15,70],"real-time":[9],"embedded":[10],"applications":[11],"and":[12,50,99,130],"availability":[14],"Commercial-Off-The-Shelf":[16],"(COTS)":[17],"multi-cores,":[18],"time-predictable":[19],"execution":[20],"on":[21,64,139],"these":[22,71],"platforms":[23,94],"has":[24,150],"become":[25],"a":[26,58,96,123,151,161],"necessity.":[27],"However,":[28],"there":[29],"are":[30],"several":[31],"challenges":[32],"to":[33,40,82,160],"achieving":[34],"this":[35,54],"predictability,":[36],"primarily":[37],"arising":[38],"due":[39],"hardware":[41,93],"resources":[42],"shared":[43,51],"between":[44],"cores":[46],"(memory":[47],"controllers,":[48],"caches":[49],"interconnect).":[52],"In":[53,111],"demo,":[55],"we":[56,74,144],"present":[57],"novel":[59],"System-on-Chip":[60],"(SoC)":[61],"architecture":[62,77,149],"based":[63],"COTS":[65,80,97,115],"multi-cores":[66,81],"that":[67,78,146],"address":[68],"some":[69],"challenges.":[72],"Specifically,":[73],"develop":[75],"an":[76,127],"enables":[79],"predictably":[83],"access":[84,156],"external":[85],"memory.":[86],"This":[87],"SoC":[88],"is":[89,120],"designed":[90],"using":[91,122],"hybrid":[92],"comprising":[95],"multi-core":[98,116],"closely":[100],"coupled":[101],"Field":[102],"Programmable":[103],"Gate":[104],"Array":[105],"(FPGA),":[106],"e.g.,":[107],"Xilinx":[108,136],"Zynq":[109],"ZC706.":[110],"our":[112],"design,":[113],"(ARM":[117],"Cortex-A9":[118],"dual-core)":[119],"integrated":[121],"high-speed":[124],"interconnect":[125],"with":[126],"arbiter":[128],"module":[129],"Memory":[132],"Interface":[133],"Generator":[134],"(MIG)":[135],"memory":[137,155],"controller":[138],"FPGA.":[141],"Through":[142],"experiments":[143],"show":[145],"proposed":[148],"precisely":[152],"predictable":[153],"worst-case":[154],"latency":[157],"when":[158],"compared":[159],"COTS-only":[162],"design.":[163]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2342840577","counts_by_year":[],"updated_date":"2024-12-11T04:22:24.355247","created_date":"2016-06-24"}