{"id":"https://openalex.org/W2517408061","doi":"https://doi.org/10.1109/recosoc.2016.7533897","title":"Programming models for reconfigurable manycore systems","display_name":"Programming models for reconfigurable manycore systems","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2517408061","doi":"https://doi.org/10.1109/recosoc.2016.7533897","mag":"2517408061"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2016.7533897","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062434121","display_name":"David Andrews","orcid":"https://orcid.org/0000-0003-1464-7107"},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Andrews","raw_affiliation_strings":["CSCE Department, University of Arkansas, Fayetteville, 72701, USA"],"affiliations":[{"raw_affiliation_string":"CSCE Department, University of Arkansas, Fayetteville, 72701, USA","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069368714","display_name":"Marco Platzner","orcid":"https://orcid.org/0000-0002-6893-063X"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marco Platzner","raw_affiliation_strings":["University of Paderborn. Germany"],"affiliations":[{"raw_affiliation_string":"University of Paderborn. Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.613,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":7,"citation_normalized_percentile":{"value":0.714115,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":84,"max":85},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable Computing","score":0.43099076}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.81701535},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.60820913},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5798447},{"id":"https://openalex.org/C513985346","wikidata":"https://www.wikidata.org/wiki/Q270471","display_name":"Virtualization","level":3,"score":0.5613895},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5136253},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48245817},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.43960193},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.43099076},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28454205},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.25825566},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13232422}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2016.7533897","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.87,"id":"https://metadata.un.org/sdg/7"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":23,"referenced_works":["https://openalex.org/W1457268004","https://openalex.org/W1531596024","https://openalex.org/W1977966390","https://openalex.org/W1982516565","https://openalex.org/W1990079240","https://openalex.org/W1995783993","https://openalex.org/W2006312753","https://openalex.org/W2034591426","https://openalex.org/W2069291604","https://openalex.org/W2082602475","https://openalex.org/W2090815861","https://openalex.org/W2102193208","https://openalex.org/W2130281844","https://openalex.org/W2131975293","https://openalex.org/W2133156997","https://openalex.org/W2143735664","https://openalex.org/W2151382269","https://openalex.org/W2151471392","https://openalex.org/W2155384680","https://openalex.org/W2156760182","https://openalex.org/W2160955218","https://openalex.org/W2243336985","https://openalex.org/W4256629673"],"related_works":["https://openalex.org/W3164085601","https://openalex.org/W2386041993","https://openalex.org/W2139962137","https://openalex.org/W2129019972","https://openalex.org/W2126857316","https://openalex.org/W2113308450","https://openalex.org/W1967938402","https://openalex.org/W1612076744","https://openalex.org/W1608572506","https://openalex.org/W1522032972"],"abstract_inverted_index":{"Our":[0],"semiconductor":[1],"industry":[2],"is":[3],"ushering":[4],"in":[5,92],"the":[6,9,15,37,49,93,103,109,148],"era":[7],"of":[8,18,36,52,74,119,128],"reconfigurable":[10,30,145],"manycore":[11],"chip":[12],"to":[13,33,59],"increase":[14],"energy":[16],"efficiency":[17],"computing":[19],"irregular":[20],"parallelism":[21],"within":[22,152],"large":[23,50],"and":[24,45,80,115,138],"power":[25],"hungry":[26],"data":[27,43],"centers.":[28],"If":[29],"manycores":[31,146],"are":[32],"become":[34],"part":[35],"mainstream":[38],"narrative":[39],"for":[40,135,142],"next":[41],"generation":[42],"center":[44],"warehouse":[46],"scale":[47],"computers,":[48],"cadre":[51],"software":[53,96,140],"programmers":[54],"must":[55],"be":[56],"given":[57],"access":[58],"these":[60,120],"devices":[61],"through":[62],"their":[63],"accepted":[64],"programming":[65,105],"models.":[66],"In":[67],"this":[68],"paper":[69],"we":[70],"present":[71],"an":[72],"overview":[73],"two":[75,121],"prior":[76],"projects":[77],"called":[78],"hthreads":[79],"ReconOS,":[81],"that":[82,87,112],"both":[83,129],"successfully":[84],"unified":[85],"computations":[86],"ran":[88],"as":[89],"hardware":[90],"threads":[91,97],"FPGA":[94],"with":[95],"on":[98],"fixed":[99],"ISA":[100],"components":[101],"under":[102,147],"multithreaded":[104],"model.":[106],"We":[107,123],"discuss":[108],"design":[110],"tradeoffs":[111],"were":[113],"made":[114],"resulting":[116],"implementation":[117],"details":[118],"systems.":[122],"then":[124],"project":[125],"how":[126],"aspects":[127],"systems":[130],"may":[131],"provide":[132],"important":[133],"insights":[134],"system":[136,139],"architectets":[137],"developers":[141],"bringing":[143],"evolving":[144],"virtualization":[149],"ecosystems":[150],"used":[151],"datacenters.":[153]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2517408061","counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2024-12-09T03:56:03.921740","created_date":"2016-09-16"}