{"id":"https://openalex.org/W2137360540","doi":"https://doi.org/10.1109/reconfig.2010.39","title":"A Process-Oriented Streaming System Design Paradigm for FPGAs","display_name":"A Process-Oriented Streaming System Design Paradigm for FPGAs","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2137360540","doi":"https://doi.org/10.1109/reconfig.2010.39","mag":"2137360540"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2010.39","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100344011","display_name":"LING LIU","orcid":"https://orcid.org/0000-0003-0657-8439"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"funder","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Ling Liu","raw_affiliation_strings":["Computer Systems Institute, ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Computer Systems Institute, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035964016","display_name":"Oleksii Morozov","orcid":"https://orcid.org/0000-0001-8494-7792"},"institutions":[{"id":"https://openalex.org/I1850255","display_name":"University of Basel","ror":"https://ror.org/02s6k3f65","country_code":"CH","type":"funder","lineage":["https://openalex.org/I1850255"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Oleksii Morozov","raw_affiliation_strings":["Phys. in Med. Res. Group, Univ. Hosp. of Basel, Basel, Switzerland"],"affiliations":[{"raw_affiliation_string":"Phys. in Med. Res. Group, Univ. Hosp. of Basel, Basel, Switzerland","institution_ids":["https://openalex.org/I1850255"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.516,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":3,"citation_normalized_percentile":{"value":0.451806,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":75,"max":77},"biblio":{"volume":null,"issue":null,"first_page":"370","last_page":"375"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.47935444}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8475603},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7486302},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.69159293},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5902963},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.51077867},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.510537},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.47935444},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44454336},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20521516}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2010.39","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.83,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":14,"referenced_works":["https://openalex.org/W1150380120","https://openalex.org/W1499156209","https://openalex.org/W1538908955","https://openalex.org/W1969359662","https://openalex.org/W2013286553","https://openalex.org/W2112432448","https://openalex.org/W2114194010","https://openalex.org/W2120235301","https://openalex.org/W2130484824","https://openalex.org/W2134408405","https://openalex.org/W2162273778","https://openalex.org/W2167522388","https://openalex.org/W3144368627","https://openalex.org/W4211008702"],"related_works":["https://openalex.org/W2570254841","https://openalex.org/W2386041993","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2138022277","https://openalex.org/W2096844293","https://openalex.org/W2091330445","https://openalex.org/W1967938402","https://openalex.org/W1631753024","https://openalex.org/W1608572506"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,28,35,38,46,60,88,144],"streaming":[4,13,65],"system":[5,51,66,76,91],"design":[6,52,77,133],"paradigm":[7,58,78],"that":[8],"allows":[9],"developers":[10],"to":[11,48,63,71],"model":[12],"applications":[14],"and":[15,23,45,79,102,105,135,153,161],"their":[16],"FPGA-based":[17],"many-core":[18],"hardware":[19,39,103,110],"architectures":[20],"as":[21],"processes":[22],"channels.":[24],"We":[25],"have":[26],"developed":[27],"programming":[29,111],"language":[30],"called":[31],"System-Oberon,":[32],"together":[33],"with":[34],"run-time":[36],"library,":[37],"library":[40],"implemented":[41],"on":[42,68,92],"an":[43,93],"FPGA,":[44,94],"compiler":[47],"automate":[49],"the":[50,56,64,72,84,96,107,119,128,139],"flow.":[53],"In":[54],"general,":[55],"proposed":[57,120],"represents":[59],"software-driven":[61],"approach":[62,121],"designs":[67],"FPGAs.":[69],"Compared":[70],"existing":[73],"solutions,":[74],"our":[75,142],"its":[80,156],"tool":[81],"chain":[82],"allow":[83],"automatic":[85],"construction":[86],"of":[87,141],"completely":[89],"autonomous":[90],"support":[95],"task-level":[97],"parallelism":[98],"from":[99],"both":[100],"software":[101],"levels,":[104],"avoid":[106],"need":[108],"for":[109,113,146,155],"work":[112],"application":[114],"developers.":[115],"These":[116],"features":[117],"make":[118],"advantageous":[122],"in":[123],"achieving":[124],"better":[125],"results":[126],"regarding":[127],"system's":[129],"performance,":[130,157],"power":[131,159],"consumption,":[132],"reuse":[134],"time-to-market.":[136],"To":[137],"prove":[138],"applicability":[140],"approach,":[143],"monitor":[145],"real-time":[147],"ECG":[148],"signal":[149],"analysis":[150],"was":[151],"built":[152],"analyzed":[154],"size,":[158],"consumption":[160],"development":[162],"time.":[163]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2137360540","counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-04-24T05:14:17.021408","created_date":"2016-06-24"}