乐胖代购免代理版

{"id":"https://openalex.org/W2891866050","doi":"https://doi.org/10.1109/patmos.2018.8464157","title":"Testing Framework for in-Hardware Verification of the Hardware Modules Generated Using HLS","display_name":"Testing Framework for in-Hardware Verification of the Hardware Modules Generated Using HLS","publication_year":2018,"publication_date":"2018-07-01","ids":{"openalex":"https://openalex.org/W2891866050","doi":"https://doi.org/10.1109/patmos.2018.8464157","mag":"2891866050"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2018.8464157","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075155656","display_name":"Juli\u00e1n Caba","orcid":"https://orcid.org/0000-0002-7641-4643"},"institutions":[{"id":"https://openalex.org/I79189158","display_name":"University of Castilla-La Mancha","ror":"https://ror.org/05r78ng12","country_code":"ES","type":"education","lineage":["https://openalex.org/I79189158"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Julian Caba","raw_affiliation_strings":["University of Castilla-La Mancha, Ciudad Real, Spain"],"affiliations":[{"raw_affiliation_string":"University of Castilla-La Mancha, Ciudad Real, Spain","institution_ids":["https://openalex.org/I79189158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061032213","display_name":"Fernando Rinc\u00f3n","orcid":"https://orcid.org/0000-0003-4688-8650"},"institutions":[{"id":"https://openalex.org/I79189158","display_name":"University of Castilla-La Mancha","ror":"https://ror.org/05r78ng12","country_code":"ES","type":"education","lineage":["https://openalex.org/I79189158"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Fernando Rincon","raw_affiliation_strings":["University of Castilla-La Mancha, Ciudad Real, Spain"],"affiliations":[{"raw_affiliation_string":"University of Castilla-La Mancha, Ciudad Real, Spain","institution_ids":["https://openalex.org/I79189158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015256623","display_name":"Julio Dondo","orcid":"https://orcid.org/0000-0002-9983-4739"},"institutions":[{"id":"https://openalex.org/I79189158","display_name":"University of Castilla-La Mancha","ror":"https://ror.org/05r78ng12","country_code":"ES","type":"education","lineage":["https://openalex.org/I79189158"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Julio Dondo","raw_affiliation_strings":["University of Castilla-La Mancha, Ciudad Real, Spain"],"affiliations":[{"raw_affiliation_string":"University of Castilla-La Mancha, Ciudad Real, Spain","institution_ids":["https://openalex.org/I79189158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083846340","display_name":"Jes\u00fas Barba","orcid":"https://orcid.org/0000-0003-1931-3245"},"institutions":[{"id":"https://openalex.org/I79189158","display_name":"University of Castilla-La Mancha","ror":"https://ror.org/05r78ng12","country_code":"ES","type":"education","lineage":["https://openalex.org/I79189158"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jesus Barba","raw_affiliation_strings":["University of Castilla-La Mancha, Ciudad Real, Spain"],"affiliations":[{"raw_affiliation_string":"University of Castilla-La Mancha, Ciudad Real, Spain","institution_ids":["https://openalex.org/I79189158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023677307","display_name":"Manuel J. Abaldea","orcid":"https://orcid.org/0000-0002-8561-9288"},"institutions":[{"id":"https://openalex.org/I79189158","display_name":"University of Castilla-La Mancha","ror":"https://ror.org/05r78ng12","country_code":"ES","type":"education","lineage":["https://openalex.org/I79189158"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel Abaldea","raw_affiliation_strings":["University of Castilla-La Mancha, Ciudad Real, Spain"],"affiliations":[{"raw_affiliation_string":"University of Castilla-La Mancha, Ciudad Real, Spain","institution_ids":["https://openalex.org/I79189158"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100768991","display_name":"Juan Carlos L\u00f3pez","orcid":"https://orcid.org/0000-0002-7372-1568"},"institutions":[{"id":"https://openalex.org/I79189158","display_name":"University of Castilla-La Mancha","ror":"https://ror.org/05r78ng12","country_code":"ES","type":"education","lineage":["https://openalex.org/I79189158"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Carlos Lopez","raw_affiliation_strings":["University of Castilla-La Mancha, Ciudad Real, Spain"],"affiliations":[{"raw_affiliation_string":"University of Castilla-La Mancha, Ciudad Real, Spain","institution_ids":["https://openalex.org/I79189158"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":62},"biblio":{"volume":null,"issue":null,"first_page":"103","last_page":"110"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.6587921},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.62314576},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-Level Synthesis","score":0.5762116},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5659326},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.52710164},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime Verification","score":0.50868446},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4848865},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable Computing","score":0.4607687},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.43120944},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.42326385}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7735804},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7471094},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.6587921},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.62314576},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5762116},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5659326},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.54738706},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.52710164},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.52570766},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.50868446},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.49738744},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4848865},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4607687},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.45433953},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.43120944},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.42326385},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41697353},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4101683},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.27901798},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.13946459},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13779452},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.096179575},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2018.8464157","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.45,"id":"https://metadata.un.org/sdg/9"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":17,"referenced_works":["https://openalex.org/W1550280164","https://openalex.org/W1978408137","https://openalex.org/W1989778348","https://openalex.org/W2059150015","https://openalex.org/W2121270693","https://openalex.org/W2125612798","https://openalex.org/W2129481193","https://openalex.org/W2155909900","https://openalex.org/W2161969291","https://openalex.org/W2166029537","https://openalex.org/W2345908052","https://openalex.org/W2552109100","https://openalex.org/W2599461628","https://openalex.org/W2615965484","https://openalex.org/W2724385931","https://openalex.org/W2745235995","https://openalex.org/W4233718422"],"related_works":["https://openalex.org/W4301348901","https://openalex.org/W3155012083","https://openalex.org/W3120172095","https://openalex.org/W3036403349","https://openalex.org/W2962898432","https://openalex.org/W2392047570","https://openalex.org/W2361881307","https://openalex.org/W2350806125","https://openalex.org/W2059150015","https://openalex.org/W2035244079"],"abstract_inverted_index":{"High-Level":[0],"Synthesis":[1],"(HLS)":[2],"allows":[3],"Field":[4],"Programmable":[5],"Gate":[6],"Array":[7],"(FPGA)":[8],"developers":[9,74],"to":[10,50,63,79,109],"easily":[11],"implement":[12],"complex":[13],"applications":[14],"in":[15,29,70,107,148,160],"silicon,":[16],"addressing":[17],"the":[18,41,51,71,81,84,87,111,127,130,149,161,168,174],"ever-growing":[19],"size":[20],"and":[21,86,98,114,117,141],"complexity":[22],"of":[23,31,54,126,132,163,173],"modern":[24],"embedded":[25],"reconfigurable":[26],"systems.":[27],"Unfortunately,":[28],"spite":[30],"these":[32],"advancements,":[33],"new":[34,76],"non-negligible":[35],"verification":[36,77,88,101,112,150],"problems":[37],"arise.":[38],"For":[39,123],"instance,":[40,124],"co-simulation":[42],"strategy":[43],"may":[44],"not":[45,68],"provide":[46],"trustworthy":[47],"results":[48,156],"due":[49],"variable":[52],"accuracy":[53,113],"simulation,":[55],"or":[56],"hardware":[57,100],"synthesis":[58],"issues":[59],"(e.g.":[60],"those":[61],"related":[62],"signal":[64],"routing)":[65],"which":[66],"are":[67],"detectable":[69],"simulation.":[72],"Hence,":[73],"need":[75],"mechanisms":[78,128],"reduce":[80],"gap":[82],"between":[83],"technology":[85,106,171],"needs.":[89],"In":[90],"this":[91],"paper,":[92],"we":[93],"propose":[94],"a":[95,99,164],"testing":[96,170],"framework":[97],"platform":[102],"based":[103,144],"on":[104,145],"FPGA":[105],"order":[108],"improve":[110],"enable":[115],"effortless":[116],"fully":[118],"automatic":[119],"in-hardware":[120],"system":[121],"validation.":[122],"one":[125],"is":[129],"inclusion":[131],"physical":[133,146],"configuration":[134,139],"macros":[135],"(e.g.,":[136,152],"clock":[137],"rate":[138],"macro)":[140],"test":[142],"assertions":[143],"parameters":[147],"environment":[151],"timing":[153],"assertions).":[154],"Experiment":[155],"demonstrate":[157],"our":[158],"approach":[159],"context":[162],"case":[165],"study":[166],"remaining":[167],"same":[169],"independently":[172],"module":[175],"abstraction":[176],"level.":[177]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2891866050","counts_by_year":[],"updated_date":"2024-12-10T18:40:05.730103","created_date":"2018-09-27"}