乐胖代购免代理版

{"id":"https://openalex.org/W2047684617","doi":"https://doi.org/10.1109/pact.2011.71","title":"Memory Architecture for Integrating Emerging Memory Technologies","display_name":"Memory Architecture for Integrating Emerging Memory Technologies","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2047684617","doi":"https://doi.org/10.1109/pact.2011.71","mag":"2047684617"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2011.71","pdf_url":null,"source":{"id":"https://openalex.org/S4306419751","display_name":"International Conference on Parallel Architectures and Compilation Techniques","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058711603","display_name":"Kun Fang","orcid":null},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kun Fang","raw_affiliation_strings":["University of Illinois at Chicago"],"affiliations":[{"raw_affiliation_string":"University of Illinois at Chicago","institution_ids":["https://openalex.org/I39422238"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100336450","display_name":"Long Chen","orcid":"https://orcid.org/0000-0003-4925-0572"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Long Chen","raw_affiliation_strings":["Iowa State University"],"affiliations":[{"raw_affiliation_string":"Iowa State University","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103205468","display_name":"Zhao Zhang","orcid":"https://orcid.org/0000-0002-1521-8163"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhao Zhang","raw_affiliation_strings":["Dept. of ECE, Iowa State Univ., Iowa City, IA, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of ECE, Iowa State Univ., Iowa City, IA, USA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101455512","display_name":"Zhichun Zhu","orcid":"https://orcid.org/0000-0002-7928-9024"},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhichun Zhu","raw_affiliation_strings":["[Department of ECE, University of Illinois at Chicago, Chicago, IL, USA]"],"affiliations":[{"raw_affiliation_string":"[Department of ECE, University of Illinois at Chicago, Chicago, IL, USA]","institution_ids":["https://openalex.org/I39422238"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.609,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":31,"citation_normalized_percentile":{"value":0.904833,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":92,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"403","last_page":"412"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.67296},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.5781628},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.51117545},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.49028185},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.46529543},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4317255},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.41845924}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8197978},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.79846364},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.68091094},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.67296},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.6424914},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.627089},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.6000389},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.5781628},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.52022904},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.51117545},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49662048},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4934651},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.49028185},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48361722},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.46529543},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.46229503},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.45984945},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4317255},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.41845924},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3772673},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3655237},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27512935}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2011.71","pdf_url":null,"source":{"id":"https://openalex.org/S4306419751","display_name":"International Conference on Parallel Architectures and Compilation Techniques","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.73,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":48,"referenced_works":["https://openalex.org/W126734467","https://openalex.org/W1479699553","https://openalex.org/W1512511821","https://openalex.org/W1564523715","https://openalex.org/W1964316448","https://openalex.org/W1983826793","https://openalex.org/W1987201308","https://openalex.org/W2001482485","https://openalex.org/W2003312212","https://openalex.org/W2005522813","https://openalex.org/W2044206819","https://openalex.org/W2048588974","https://openalex.org/W2064977311","https://openalex.org/W2078398926","https://openalex.org/W2084007230","https://openalex.org/W2085830671","https://openalex.org/W2096540124","https://openalex.org/W2097215759","https://openalex.org/W2100787464","https://openalex.org/W2100913437","https://openalex.org/W2101022290","https://openalex.org/W2101193087","https://openalex.org/W2102449048","https://openalex.org/W2106342588","https://openalex.org/W2106449576","https://openalex.org/W2112111321","https://openalex.org/W2112753327","https://openalex.org/W2115172404","https://openalex.org/W2123728009","https://openalex.org/W2125812397","https://openalex.org/W2129513794","https://openalex.org/W2135393827","https://openalex.org/W2138661001","https://openalex.org/W2145451976","https://openalex.org/W2149630066","https://openalex.org/W2151917022","https://openalex.org/W2153456949","https://openalex.org/W2156672769","https://openalex.org/W2161047342","https://openalex.org/W2162838417","https://openalex.org/W2165284728","https://openalex.org/W2165697076","https://openalex.org/W2167233984","https://openalex.org/W3015385986","https://openalex.org/W3147501999","https://openalex.org/W4236382111","https://openalex.org/W4251557924","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4321458411","https://openalex.org/W4281924108","https://openalex.org/W4243333834","https://openalex.org/W2809837139","https://openalex.org/W2782503170","https://openalex.org/W2753615087","https://openalex.org/W2338333993","https://openalex.org/W2168550483","https://openalex.org/W2047684617","https://openalex.org/W1976332993"],"abstract_inverted_index":{"Current":[0],"main":[1],"memory":[2,17,25,45,52,67,82,92,97,112,120,133,143,174,192,203,213,237,254,259],"system":[3,193],"design":[4],"is":[5,72,151,215,224,249],"severely":[6],"limited":[7],"by":[8,104,227],"the":[9,16,21,30,63,102,106,154,210,242],"decades-old":[10],"synchronous":[11],"DRAM":[12],"architecture,":[13],"which":[14],"requires":[15],"controller":[18],"to":[19,74,122,152,199,232,251],"track":[20],"internal":[22],"status":[23],"of":[24,32,42,65,108,148,157,160,168,172,221,236,265],"devices":[26],"(chips)":[27],"and":[28,80,137,176,244],"schedule":[29],"timing":[31,56],"all":[33],"device":[34,109,161],"operations.":[35,162],"This":[36],"rigidity":[37],"has":[38],"become":[39],"an":[40],"obstacle":[41],"integrating":[43],"emerging":[44],"technologies":[46,255],"such":[47],"as":[48,139],"PCM":[49],"into":[50,69,256],"existing":[51],"systems,":[53],"because":[54],"their":[55],"requirements":[57],"are":[58],"vastly":[59],"different.":[60],"Furthermore,":[61],"with":[62,181,261],"trend":[64],"embedding":[66],"controllers":[68],"processors,":[70],"it":[71,248],"crucial":[73],"have":[75],"interoperability":[76,103],"among":[77,202],"general-purpose":[78],"processors":[79],"diverse":[81,253],"modules.":[83,204],"To":[84],"address":[85],"this":[86,149],"issue,":[87],"we":[88],"propose":[89],"a":[90,115,165,233,257],"new":[91,127],"architecture":[93,98,128,214,260],"framework":[94],"called":[95],"universal":[96],"(UniMA).":[99],"It":[100],"enables":[101],"decoupling":[105],"scheduling":[107,159],"operations":[110],"from":[111],"controller,":[113],"using":[114],"bridge":[116],"chip":[117],"at":[118],"each":[119],"module":[121],"perform":[123],"local":[124,158],"scheduling.":[125],"The":[126,184,205,219],"may":[129],"also":[130],"help":[131],"improve":[132],"scalability,":[134],"power":[135],"efficiency,":[136],"bandwidth":[138],"previously":[140],"proposed":[141],"decoupled":[142],"organizations.":[144],"A":[145],"major":[146],"focus":[147],"study":[150],"evaluate":[153,178],"performance":[155,207,220],"impact":[156],"We":[163],"present":[164],"prototype":[166,243],"implementation":[167],"UniMA":[169,189],"on":[170,217,229],"top":[171],"DDRx":[173,212],"bus,":[175],"then":[177],"its":[179],"efficiency":[180,194],"different":[182],"workloads.":[183],"simulation":[185],"results":[186],"show":[187],"that":[188,247],"actually":[190],"improves":[191],"for":[195],"memory-intensive":[196],"workloads":[197,223],"due":[198,231],"increased":[200],"parallelism":[201],"overall":[206,266],"improvement":[208],"over":[209],"conventional":[211],"3.1%":[216],"average.":[218],"other":[222],"reduced":[225],"slightly,":[226],"1.0%":[228],"average,":[230],"small":[234],"increase":[235],"idle":[238],"latency.":[239],"In":[240],"short,":[241],"evaluation":[245],"demonstrate":[246],"possible":[250],"integrate":[252],"single":[258],"virtually":[262],"no":[263],"loss":[264],"performance.":[267]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2047684617","counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":10},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-01-02T06:54:54.336611","created_date":"2016-06-24"}