{"id":"https://openalex.org/W2021120425","doi":"https://doi.org/10.1109/pact.2011.28","title":"Decoupled Architectures as a Low-Complexity Alternative to Out-of-order Execution","display_name":"Decoupled Architectures as a Low-Complexity Alternative to Out-of-order Execution","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2021120425","doi":"https://doi.org/10.1109/pact.2011.28","mag":"2021120425"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2011.28","pdf_url":null,"source":{"id":"https://openalex.org/S4306419751","display_name":"International Conference on Parallel Architectures and Compilation Techniques","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060189926","display_name":"Neal Crago","orcid":"https://orcid.org/0000-0001-7774-0531"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Neal C. Crago","raw_affiliation_strings":["Electr. & Comput. Eng, Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Electr. & Comput. Eng, Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104048759","display_name":"Sanjay J. Patel","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanjay J. Patel","raw_affiliation_strings":["Electr. & Comput. Eng, Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Electr. & Comput. Eng, Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":65},"biblio":{"volume":null,"issue":null,"first_page":"179","last_page":"180"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.5962378},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.51350075},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.41345102}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8744485},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.5962378},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.57032806},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5293672},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.51350075},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.49917817},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.49621683},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4671644},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.45728678},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.41345102},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36959612},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3507371},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3433983},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25427744},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2011.28","pdf_url":null,"source":{"id":"https://openalex.org/S4306419751","display_name":"International Conference on Parallel Architectures and Compilation Techniques","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":8,"referenced_works":["https://openalex.org/W1549770887","https://openalex.org/W2010802738","https://openalex.org/W2029076579","https://openalex.org/W2153022014","https://openalex.org/W2154790323","https://openalex.org/W2161864047","https://openalex.org/W2163516662","https://openalex.org/W3151936273"],"related_works":["https://openalex.org/W74994880","https://openalex.org/W4253895162","https://openalex.org/W4251089459","https://openalex.org/W4250432526","https://openalex.org/W2562747857","https://openalex.org/W2519170028","https://openalex.org/W2111412181","https://openalex.org/W2102384429","https://openalex.org/W2101536355","https://openalex.org/W2090169195"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3,51],"present":[4],"OUTRIDERHP,":[5],"a":[6,10,35,88],"novel":[7],"implementation":[8],"of":[9,17,38,71,112],"decoupled":[11,63],"architecture":[12,91],"that":[13,45],"approaches":[14],"the":[15,31],"performance":[16,60],"contemporary":[18],"out-of-order":[19,114],"processors":[20],"on":[21,61,103],"parallel":[22,101],"benchmarks":[23,102],"while":[24],"maintaining":[25],"low":[26],"hardware":[27],"complexity.":[28],"OUTRIDERHP":[29,67,86,108],"leverages":[30],"compiler":[32],"to":[33,68],"separate":[34],"single":[36],"thread":[37],"execution":[39],"into":[40],"memory-accessing":[41],"and":[42,65,74,81,94,125],"memory-consuming":[43],"streams":[44],"can":[46],"be":[47],"executed":[48],"concurrently,":[49],"which":[50,58,77],"call":[52],"strands.":[53],"We":[54],"identify":[55],"loss-of-decoupling":[56],"events":[57],"cripple":[59],"traditional":[62],"architectures,":[64],"design":[66],"enable":[69],"extraction":[70],"multiple":[72],"strands":[73],"control":[75],"speculation":[76],"provide":[78],"superior":[79],"memory":[80],"functional":[82],"unit":[83],"latency":[84],"tolerance.":[85],"outperforms":[87],"baseline":[89],"in-order":[90],"by":[92,97],"26-220%":[93],"Decoupled":[95],"Access/Execute":[96],"7-172%":[98],"when":[99],"executing":[100],"an":[104],"8-core":[105],"CMP":[106],"configuration.":[107],"performs":[109],"within":[110],"15%":[111],"higher-complexity":[113],"cores":[115],"despite":[116],"not":[117],"utilizing":[118],"large":[119],"physical":[120],"register":[121,126],"files,":[122],"dynamic":[123],"scheduling,":[124],"renaming":[127],"hardware.":[128]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2021120425","counts_by_year":[],"updated_date":"2024-12-11T23:36:26.809163","created_date":"2016-06-24"}