乐胖代购免代理版

{"id":"https://openalex.org/W2134953833","doi":"https://doi.org/10.1109/pact.2011.17","title":"Improving Throughput of Power-Constrained GPUs Using Dynamic Voltage/Frequency and Core Scaling","display_name":"Improving Throughput of Power-Constrained GPUs Using Dynamic Voltage/Frequency and Core Scaling","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2134953833","doi":"https://doi.org/10.1109/pact.2011.17","mag":"2134953833"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2011.17","pdf_url":null,"source":{"id":"https://openalex.org/S4306419751","display_name":"International Conference on Parallel Architectures and Compilation Techniques","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035555716","display_name":"Jungseob Lee","orcid":"https://orcid.org/0000-0002-9431-6342"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jungseob Lee","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI, USA#TAB#","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037164158","display_name":"Vijay Sathisha","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vijay Sathisha","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI, USA#TAB#","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103196891","display_name":"Michael Schulte","orcid":"https://orcid.org/0000-0003-1305-406X"},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Schulte","raw_affiliation_strings":["Adv. Micro Devices, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Adv. Micro Devices, Austin, TX, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108549015","display_name":"Katherine Compton","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Katherine Compton","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI, USA#TAB#","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037648751","display_name":"Nam Sung Kim","orcid":"https://orcid.org/0000-0002-0442-5634"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nam Sung Kim","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI, USA#TAB#","institution_ids":["https://openalex.org/I135310074"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.043,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":76,"citation_normalized_percentile":{"value":0.904833,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":"27","issue":null,"first_page":"111","last_page":"120"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.8218671},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.66533536}],"concepts":[{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.8218671},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.76462},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.74471796},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.66533536},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.64454854},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5752532},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5743983},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.50388354},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4723897},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09178117},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2011.17","pdf_url":null,"source":{"id":"https://openalex.org/S4306419751","display_name":"International Conference on Parallel Architectures and Compilation Techniques","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.81}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":19,"referenced_works":["https://openalex.org/W1850405760","https://openalex.org/W1979527452","https://openalex.org/W2050487400","https://openalex.org/W2054938676","https://openalex.org/W2069345435","https://openalex.org/W2078423579","https://openalex.org/W2080592089","https://openalex.org/W2090267299","https://openalex.org/W2101360724","https://openalex.org/W2101542938","https://openalex.org/W2116175063","https://openalex.org/W2117228145","https://openalex.org/W2129232868","https://openalex.org/W2130820665","https://openalex.org/W2155503253","https://openalex.org/W2166151045","https://openalex.org/W2169150396","https://openalex.org/W4236302577","https://openalex.org/W4254517410"],"related_works":["https://openalex.org/W2898122376","https://openalex.org/W2590100594","https://openalex.org/W2332054630","https://openalex.org/W2154351074","https://openalex.org/W2154169726","https://openalex.org/W2151223307","https://openalex.org/W2054730497","https://openalex.org/W2023400509","https://openalex.org/W1987176048","https://openalex.org/W1967088250"],"abstract_inverted_index":{"State-of-the-art":[0],"graphic":[1],"processing":[2],"units":[3],"(GPUs)":[4],"can":[5,54,105,137,161],"offer":[6],"very":[7],"high":[8],"computational":[9],"throughput":[10,24,53,108,140,172],"for":[11,60,65,102],"highly":[12],"parallel":[13],"applications":[14,70,104],"using":[15],"hundreds":[16],"of":[17,25,33,36,69,73,91,97,109,123,129,141],"integrated":[18],"cores.":[19],"In":[20,81],"general,":[21],"the":[22,31,34,42,52,89,95,107,121,127,139,174,178],"peak":[23],"a":[26,48,112,150],"GPU":[27,151,176],"is":[28,44],"proportional":[29],"to":[30,164],"product":[32,43],"number":[35,90,122],"cores":[37,59,93,98,125,131],"and":[38,76,94,126,132,157],"their":[39],"frequency.":[40],"However,":[41],"often":[45],"limited":[46],"by":[47],"power":[49,113,180],"constraint.":[50,114,181],"Although":[51],"be":[55],"increased":[56],"with":[57],"more":[58],"some":[61],"applications,":[62],"it":[63],"cannot":[64],"others":[66],"because":[67],"parallelism":[68],"and/or":[71,99],"bandwidth":[72],"on-chip":[74,100,133],"interconnects/caches":[75,101,134],"off-chip":[77],"memory":[78],"are":[79],"limited.":[80],"this":[82],"paper,":[83],"first,":[84],"we":[85,116],"demonstrate":[86],"that":[87,118,149],"adjusting":[88],"operating":[92,124],"voltage/frequency":[96,156],"different":[103],"improve":[106,138],"GPUs":[110],"under":[111,177],"Second,":[115],"show":[117,148],"dynamically":[119],"scaling":[120,159],"voltages/frequencies":[128],"both":[130],"at":[135],"runtime":[136,154],"application":[142],"even":[143],"further.":[144],"Our":[145],"experimental":[146],"results":[147],"adopting":[152],"our":[153],"dynamic":[155],"core":[158],"technique":[160],"provide":[162],"up":[163],"38%":[165],"(and":[166],"nearly":[167],"20%":[168],"on":[169],"average)":[170],"higher":[171],"than":[173],"baseline":[175],"same":[179]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2134953833","counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":15},{"year":2014,"cited_by_count":13},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":6}],"updated_date":"2024-12-10T10:06:01.291285","created_date":"2016-06-24"}