乐胖代购免代理版

{"id":"https://openalex.org/W3210702191","doi":"https://doi.org/10.1109/ojcas.2021.3124616","title":"Comparison of High-Order Programmable Mismatch Shaping Bandpass DEM Implementations Applicable to Nyquist-Rate D/A Converters","display_name":"Comparison of High-Order Programmable Mismatch Shaping Bandpass DEM Implementations Applicable to Nyquist-Rate D/A Converters","publication_year":2021,"publication_date":"2021-01-01","ids":{"openalex":"https://openalex.org/W3210702191","doi":"https://doi.org/10.1109/ojcas.2021.3124616","mag":"3210702191"},"language":"en","primary_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2021.3124616","pdf_url":null,"source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true},"type":"article","type_crossref":"journal-article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/ojcas.2021.3124616","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034283090","display_name":"Shantanu Mehta","orcid":"https://orcid.org/0000-0002-3541-759X"},"institutions":[{"id":"https://openalex.org/I230495080","display_name":"University of Limerick","ror":"https://ror.org/00a0n9e72","country_code":"IE","type":"education","lineage":["https://openalex.org/I230495080"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Shantanu Mehta","raw_affiliation_strings":["Circuits and Systems Research Centre, Department of Electronic and Computer Engineering, University of Limerick, Limerick, V94 T9PX Ireland"],"affiliations":[{"raw_affiliation_string":"Circuits and Systems Research Centre, Department of Electronic and Computer Engineering, University of Limerick, Limerick, V94 T9PX Ireland","institution_ids":["https://openalex.org/I230495080"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044262184","display_name":"Roberto Pelliconi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101362","display_name":"Xilinx (Ireland)","ror":"https://ror.org/00pahkj72","country_code":"IE","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210101362"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Roberto Pelliconi","raw_affiliation_strings":["XILINX, Dublin, Ireland."],"affiliations":[{"raw_affiliation_string":"XILINX, Dublin, Ireland.","institution_ids":["https://openalex.org/I4210101362"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047758062","display_name":"Christophe Erdmann","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101362","display_name":"Xilinx (Ireland)","ror":"https://ror.org/00pahkj72","country_code":"IE","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210101362"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Christophe Erdmann","raw_affiliation_strings":["XILINX, Dublin, Ireland."],"affiliations":[{"raw_affiliation_string":"XILINX, Dublin, Ireland.","institution_ids":["https://openalex.org/I4210101362"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009357679","display_name":"Vincent O\u2019Brien","orcid":"https://orcid.org/0000-0002-8209-6661"},"institutions":[{"id":"https://openalex.org/I70277191","display_name":"Institute of Technology Carlow","ror":"https://ror.org/02frwys47","country_code":"IE","type":"government","lineage":["https://openalex.org/I70277191"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Vincent O'Brien","raw_affiliation_strings":["Institute of Technology Carlow, R93 V960 Carlow, Ireland."],"affiliations":[{"raw_affiliation_string":"Institute of Technology Carlow, R93 V960 Carlow, Ireland.","institution_ids":["https://openalex.org/I70277191"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037035551","display_name":"Brendan Mullane","orcid":"https://orcid.org/0000-0003-3764-3555"},"institutions":[{"id":"https://openalex.org/I230495080","display_name":"University of Limerick","ror":"https://ror.org/00a0n9e72","country_code":"IE","type":"education","lineage":["https://openalex.org/I230495080"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Brendan Mullane","raw_affiliation_strings":["Circuits and Systems Research Centre, Dept. Electronic & Computer Engineering, University of Limerick, Limerick, Ireland."],"affiliations":[{"raw_affiliation_string":"Circuits and Systems Research Centre, Dept. Electronic & Computer Engineering, University of Limerick, Limerick, Ireland.","institution_ids":["https://openalex.org/I230495080"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5034283090"],"corresponding_institution_ids":["https://openalex.org/I230495080"],"apc_list":{"value":1750,"currency":"USD","value_usd":1750,"provenance":"doaj"},"apc_paid":{"value":1750,"currency":"USD","value_usd":1750,"provenance":"doaj"},"fwci":0.081,"has_fulltext":true,"fulltext_origin":"pdf","cited_by_count":1,"citation_normalized_percentile":{"value":0.328323,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":57,"max":67},"biblio":{"volume":"2","issue":null,"first_page":"597","last_page":"610"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.7133661},{"id":"https://openalex.org/keywords/nyquist-rate","display_name":"Nyquist rate","score":0.6371095},{"id":"https://openalex.org/keywords/nyquist-frequency","display_name":"Nyquist frequency","score":0.50894356},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.502038},{"id":"https://openalex.org/keywords/nyquist\u2013shannon-sampling-theorem","display_name":"Nyquist\u2013Shannon sampling theorem","score":0.4831047}],"concepts":[{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.7133661},{"id":"https://openalex.org/C65914096","wikidata":"https://www.wikidata.org/wiki/Q6273772","display_name":"Nyquist rate","level":4,"score":0.6371095},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6095262},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6093151},{"id":"https://openalex.org/C136536468","wikidata":"https://www.wikidata.org/wiki/Q1225894","display_name":"Undersampling","level":2,"score":0.5885658},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5315511},{"id":"https://openalex.org/C98273374","wikidata":"https://www.wikidata.org/wiki/Q1501757","display_name":"Nyquist frequency","level":3,"score":0.50894356},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.502038},{"id":"https://openalex.org/C288623","wikidata":"https://www.wikidata.org/wiki/Q679800","display_name":"Nyquist\u2013Shannon sampling theorem","level":2,"score":0.4831047},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.43857455},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.35254478},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.26788133},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22495854},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21893314},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18991178},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.16104779},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.11278242},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10430321},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2021.3124616","pdf_url":null,"source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true},{"is_oa":false,"landing_page_url":"https://doaj.org/article/36c8b80732034ba392fa2fe34a55afee","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"https://hdl.handle.net/10344/10816","pdf_url":"https://researchrepository.ul.ie/articles/journal_contribution/Comparison_of_high-order_programmable_mismatch_shaping_bandpass_DEM_implementations_applicable_to_Nyquist-Rate_D_A_Converters/19813201/1/files/35219842.pdf","source":{"id":"https://openalex.org/S4306401530","display_name":"University of Limerick Institutional Repository (University of Limerick)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I230495080","host_organization_name":"University of Limerick","host_organization_lineage":["https://openalex.org/I230495080"],"host_organization_lineage_names":["University of Limerick"],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true},{"is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/Comparison_of_high-order_programmable_mismatch_shaping_bandpass_DEM_implementations_applicable_to_Nyquist-Rate_D_A_Converters/19813201","pdf_url":"https://figshare.com/articles/journal_contribution/Comparison_of_high-order_programmable_mismatch_shaping_bandpass_DEM_implementations_applicable_to_Nyquist-Rate_D_A_Converters/19813201/1/files/35219842.pdf","source":{"id":"https://openalex.org/S4306400572","display_name":"OPAL (Open@LaTrobe) (La Trobe University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I196829312","host_organization_name":"La Trobe University","host_organization_lineage":["https://openalex.org/I196829312"],"host_organization_lineage_names":["La Trobe University"],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"publishedVersion","is_accepted":true,"is_published":true}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.1109/ojcas.2021.3124616","pdf_url":null,"source":{"id":"https://openalex.org/S4210192473","display_name":"IEEE Open Journal of Circuits and Systems","issn_l":"2644-1225","issn":["2644-1225"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41}],"grants":[{"funder":"https://openalex.org/F4320320847","funder_display_name":"Science Foundation Ireland","award_id":"13/RC/2077"}],"datasets":[],"versions":[],"referenced_works_count":23,"referenced_works":["https://openalex.org/W134618800","https://openalex.org/W1501488688","https://openalex.org/W1549004858","https://openalex.org/W1595661203","https://openalex.org/W1818962709","https://openalex.org/W1960305169","https://openalex.org/W2105309396","https://openalex.org/W2113025016","https://openalex.org/W2125547683","https://openalex.org/W2147781728","https://openalex.org/W2149655780","https://openalex.org/W2150261144","https://openalex.org/W2170379642","https://openalex.org/W2518652590","https://openalex.org/W2527490636","https://openalex.org/W2572678967","https://openalex.org/W2592149517","https://openalex.org/W2793780905","https://openalex.org/W2896875977","https://openalex.org/W2921016239","https://openalex.org/W2941370204","https://openalex.org/W2944097897","https://openalex.org/W3116430791"],"related_works":["https://openalex.org/W4242173009","https://openalex.org/W3135590747","https://openalex.org/W3128645236","https://openalex.org/W2981337968","https://openalex.org/W2981006997","https://openalex.org/W2963311259","https://openalex.org/W2368043784","https://openalex.org/W2103898286","https://openalex.org/W1524628891","https://openalex.org/W1500996803"],"abstract_inverted_index":{"Non-shaping":[0],"dynamic":[1],"element":[2],"matching":[3],"(DEM)":[4],"randomization":[5,20],"schemes":[6],"are":[7,171],"widely":[8],"adopted":[9],"for":[10,37,78,88,94,105,164,178],"wideband":[11,95,165],"Nyquistrate":[12],"digital-to-analog":[13],"converters":[14],"(DACs)":[15],"within":[16,40,118,139],"transmitter":[17,80],"architectures.":[18],"Here,":[19],"translates":[21],"the":[22,34,41,67,85,119,130,133,136,140,183,191],"mismatch-induced":[23],"distortion":[24],"into":[25],"white":[26],"noise":[27],"from":[28],"dc":[29],"to":[30,65,109,113,123,154],"Fs/2":[31],"range.":[32],"However,":[33],"DAC":[35,68],"performance":[36],"various":[38,71,115],"bands":[39,117],"Nyquist":[42,96,106,120,166],"range":[43,121],"cannot":[44,54],"be":[45,55,62],"improved":[46],"using":[47],"non-shaped":[48],"DEMs":[49,60],"as":[50],"their":[51],"inherent":[52],"structure":[53],"made":[56,63],"programmable.":[57],"Conversely,":[58],"mismatchshaping":[59],"can":[61],"tunable":[64],"shape":[66],"errors":[69],"over":[70],"signal":[72,116],"bands,":[73],"which":[74],"makes":[75],"them":[76,111,125],"suitable":[77,93],"wireless":[79],"applications.":[81,131],"This":[82,150],"paper":[83],"presents":[84],"design":[86,155,185],"methodology":[87],"high-order":[89,102,137,161],"mismatch-shaping":[90],"DEM":[91,103,141,162,169,184],"architectures":[92],"DACs.":[97,167],"The":[98,168],"challenge":[99],"in":[100],"designing":[101],"structures":[104,163,170],"DACs":[107],"is":[108,146,187],"make":[110],"programmable":[112],"cover":[114],"and":[122,142,158,180],"operate":[124],"at":[126],"high-frequencies":[127],"demanded":[128],"by":[129,189],"Moreover,":[132],"stability":[134],"of":[135,147],"loop-filter":[138],"its":[143],"implementation":[144],"cost":[145],"great":[148],"concern.":[149],"work":[151],"details":[152],"techniques":[153],"programmable,":[156],"stable,":[157],"hardware":[159],"efficient":[160],"implemented":[172],"on":[173],"an":[174],"UltraScale+":[175],"FPGA":[176],"device":[177],"prototyping":[179],"validation.":[181],"Furthermore,":[182],"operation":[186],"validated":[188],"obtaining":[190],"measurement":[192],"results":[193],"interfacing":[194],"with":[195],"a":[196],"5-bit":[197],"analog":[198],"DAC.":[199]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W3210702191","counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2024-12-14T12:28:53.743134","created_date":"2021-11-08"}