乐胖代购免代理版

{"id":"https://openalex.org/W3021887516","doi":"https://doi.org/10.1109/nanoarch47378.2019.181291","title":"Enabling New Computing Paradigms with Emerging Symmetric-Access Memories","display_name":"Enabling New Computing Paradigms with Emerging Symmetric-Access Memories","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W3021887516","doi":"https://doi.org/10.1109/nanoarch47378.2019.181291","mag":"3021887516"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch47378.2019.181291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081429680","display_name":"Juejian Wu","orcid":"https://orcid.org/0000-0001-9473-1995"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Juejian Wu","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024241247","display_name":"Mingyang Gu","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mingyang Gu","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042859357","display_name":"Hongtao Zhong","orcid":"https://orcid.org/0000-0003-2527-4246"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongtao Zhong","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049808534","display_name":"Yunsong Tao","orcid":"https://orcid.org/0000-0002-5469-9895"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yunsong Tao","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063901096","display_name":"Fei Qiao","orcid":"https://orcid.org/0000-0002-5054-9590"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fei Qiao","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023755254","display_name":"Huazhong Yang","orcid":"https://orcid.org/0000-0003-2421-353X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huazhong Yang","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100764674","display_name":"Xueqing Li","orcid":"https://orcid.org/0000-0002-8051-3345"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xueqing Li","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":61},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-Volatile Memory","score":0.48451275},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.45907778},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.44218153},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.42651498}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.81302667},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.73656714},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.7340138},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49781466},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.48451275},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.45907778},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.44218153},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.43767422},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.42651498},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.42346781},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.41576916},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.39749366},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36338365},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29269028},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2087552},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.18912593},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1792101},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15824723},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12704614},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08710989},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch47378.2019.181291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":42,"referenced_works":["https://openalex.org/W1944266867","https://openalex.org/W1983096721","https://openalex.org/W1999871211","https://openalex.org/W2001682737","https://openalex.org/W2004823737","https://openalex.org/W2030671441","https://openalex.org/W2031559328","https://openalex.org/W2091902315","https://openalex.org/W2092582752","https://openalex.org/W2112856774","https://openalex.org/W2125667472","https://openalex.org/W2131763976","https://openalex.org/W2295683497","https://openalex.org/W2497419522","https://openalex.org/W2515763243","https://openalex.org/W2583357209","https://openalex.org/W2593882908","https://openalex.org/W2730425383","https://openalex.org/W2784309942","https://openalex.org/W2785344708","https://openalex.org/W2786159202","https://openalex.org/W2787453651","https://openalex.org/W2790748954","https://openalex.org/W2792488046","https://openalex.org/W2794676885","https://openalex.org/W2885866622","https://openalex.org/W2886146119","https://openalex.org/W2889210320","https://openalex.org/W2891420493","https://openalex.org/W2893163116","https://openalex.org/W2894948827","https://openalex.org/W2899194730","https://openalex.org/W2904888043","https://openalex.org/W2912270587","https://openalex.org/W2912765464","https://openalex.org/W2913653882","https://openalex.org/W2913902313","https://openalex.org/W2914786937","https://openalex.org/W2922086978","https://openalex.org/W2946658825","https://openalex.org/W4230826845","https://openalex.org/W4292169167"],"related_works":["https://openalex.org/W4313161337","https://openalex.org/W4293159259","https://openalex.org/W4210322041","https://openalex.org/W3200123501","https://openalex.org/W2965383127","https://openalex.org/W2603636614","https://openalex.org/W2561005478","https://openalex.org/W2518875864","https://openalex.org/W2136268150","https://openalex.org/W1494152240"],"abstract_inverted_index":{"This":[0,39,69,109],"paper":[1,40,89],"first":[2],"presents":[3],"a":[4,93],"review":[5],"of":[6,10,22,48,60],"the":[7,44,122],"circuit":[8,97],"topologies":[9],"recently":[11],"emerged":[12],"symmetric":[13,95,126],"memories":[14],"that":[15],"support":[16],"2-dimensional":[17],"row-wise":[18],"and":[19,24,34,76,83,107,116],"column-wise":[20,65],"accesses":[21],"read":[23],"write":[25],"operations.":[26],"Supporting":[27],"technologies":[28],"include":[29],"CMOS,":[30],"ferroelectric":[31],"FET":[32],"(FeFET)":[33],"two-terminal":[35,101],"resistive":[36,102],"memory":[37,46,61,66,96,127],"devices.":[38],"will":[41],"reveal":[42],"how":[43],"emerging":[45,77],"feature":[47],"access":[49,62,67],"flexibility":[50],"could":[51],"enable":[52],"new":[53,94,110],"computing":[54],"paradigms":[55],"by":[56],"providing":[57],"fundamental":[58],"savings":[59],"times":[63],"with":[64,121],"support.":[68],"benefit":[70],"exists":[71],"in":[72],"both":[73],"conventional":[74],"applications":[75],"computing,":[78],"such":[79,104],"as":[80,105,119],"in-memory":[81],"database":[82],"neural":[84],"networks.":[85],"In":[86],"addition,":[87],"this":[88],"also":[90],"proposes":[91],"2T1R,":[92],"design":[98,111],"based":[99],"on":[100],"devices,":[103],"RRAM":[106],"MTJ.":[108],"exhibits":[112],"improved":[113],"leakage":[114],"power":[115],"scaling":[117],"capability,":[118],"compared":[120],"existing":[123],"RRAM-based":[124],"crossbar":[125],"design.":[128]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W3021887516","counts_by_year":[],"updated_date":"2024-12-07T09:42:40.311485","created_date":"2020-05-13"}