乐胖代购免代理版

{"id":"https://openalex.org/W2914547607","doi":"https://doi.org/10.1109/mwscas.2018.8624078","title":"Comparative Performance Analysis of Dual-Rail Domino Logic and CMOS Logic Under NearThreshold Operation","display_name":"Comparative Performance Analysis of Dual-Rail Domino Logic and CMOS Logic Under NearThreshold Operation","publication_year":2018,"publication_date":"2018-08-01","ids":{"openalex":"https://openalex.org/W2914547607","doi":"https://doi.org/10.1109/mwscas.2018.8624078","mag":"2914547607"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2018.8624078","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069875502","display_name":"Tsuyoshi E. Maruyama","orcid":"https://orcid.org/0000-0003-1119-101X"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"funder","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tsuyoshi Maruyama","raw_affiliation_strings":["Keio University, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068257959","display_name":"Mototsugu Hamada","orcid":"https://orcid.org/0000-0002-0461-4208"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"funder","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mototsugu Hamada","raw_affiliation_strings":["Keio University, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073154009","display_name":"Tadahiro Kuroda","orcid":"https://orcid.org/0000-0003-0617-1057"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"funder","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tadahiro Kuroda","raw_affiliation_strings":["Keio University, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.312,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":1,"citation_normalized_percentile":{"value":0.249814,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":62,"max":70},"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"28"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.87493724},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.5707961},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.414441}],"concepts":[{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.87493724},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8303581},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.60036635},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5872965},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.58438927},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.5707961},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5669214},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.550794},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.50819683},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.46439058},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.44679973},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42424172},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.414441},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35173827},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3047337},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24693322},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.153779},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2018.8624078","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9,"display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":10,"referenced_works":["https://openalex.org/W1488906674","https://openalex.org/W1550853505","https://openalex.org/W1995624256","https://openalex.org/W1998525920","https://openalex.org/W2137458827","https://openalex.org/W2151908724","https://openalex.org/W2171010470","https://openalex.org/W2275156581","https://openalex.org/W2544897474","https://openalex.org/W3148985627"],"related_works":["https://openalex.org/W62045423","https://openalex.org/W321873635","https://openalex.org/W2991771859","https://openalex.org/W2802423915","https://openalex.org/W2783353247","https://openalex.org/W2171918386","https://openalex.org/W2158256064","https://openalex.org/W2158157809","https://openalex.org/W2139625229","https://openalex.org/W1546248433"],"abstract_inverted_index":{"The":[0,19,39,54],"designs":[1],"of":[2,25,57,66,75,82],"an":[3,26],"asynchronous":[4],"dual-rail":[5],"domino":[6],"logic":[7,13],"(DRDL)":[8],"and":[9,22],"the":[10,72],"conventional":[11],"CMOS":[12,37,50,67],"under":[14],"near-threshold":[15],"operation":[16],"are":[17,31],"compared.":[18],"delay":[20,55],"time":[21],"energy":[23],"consumption":[24],"8-bit":[27],"full":[28],"adder":[29],"pipeline":[30],"simulated":[32],"using":[33],"HSPICE":[34],"with":[35],"180-nm":[36],"technology.":[38],"results":[40],"show":[41],"that,":[42],"considering":[43],"process":[44],"variations,":[45],"DRDL":[46,58,76],"is":[47,62,77],"faster":[48],"than":[49,80],"below":[51],"1.1":[52],"V.":[53],"performance":[56],"at":[59,68],"0.25":[60],"V":[61],"equivalent":[63],"to":[64],"that":[65,81],"0.4":[69],"V,":[70],"while":[71],"energy-delay":[73],"product":[74],"40%":[78],"smaller":[79],"CMOS.":[83]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2914547607","counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-04-22T00:29:02.603170","created_date":"2019-02-21"}