{"id":"https://openalex.org/W2107768036","doi":"https://doi.org/10.1109/mwscas.2014.6908363","title":"A 0.9V 12-bit 200-kS/s 1.07µW SAR ADC with ladder-based reconfigurable time-domain comparator","display_name":"A 0.9V 12-bit 200-kS/s 1.07µW SAR ADC with ladder-based reconfigurable time-domain comparator","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2107768036","doi":"https://doi.org/10.1109/mwscas.2014.6908363","mag":"2107768036"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908363","pdf_url":null,"source":{"id":"https://openalex.org/S4363606568","display_name":"2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062367470","display_name":"Xiaolin Yang","orcid":"https://orcid.org/0000-0001-9900-528X"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"funder","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaolin Yang","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, 310027 Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, 310027 Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108142930","display_name":"Yin Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"funder","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yin Zhou","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, 310027 Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, 310027 Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066353712","display_name":"Menglian Zhao","orcid":"https://orcid.org/0000-0002-2500-2892"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"funder","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Menglian Zhao","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, 310027 Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, 310027 Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103117148","display_name":"Zhongyi Huang","orcid":"https://orcid.org/0000-0002-8095-9267"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"funder","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongyi Huang","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, 310027 Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, 310027 Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075907934","display_name":"Lin Deng","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"funder","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lin Deng","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, 310027 Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, 310027 Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100677577","display_name":"Xiaobo Wu","orcid":"https://orcid.org/0000-0002-1068-5934"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"funder","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaobo Wu","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, 310027 Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, 310027 Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.843,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":3,"citation_normalized_percentile":{"value":0.577967,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":76,"max":79},"biblio":{"volume":null,"issue":null,"first_page":"105","last_page":"108"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9978,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9973,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.6953738},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of Merit","score":0.51412755}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.90462464},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.6953738},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.57855046},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5673798},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5285322},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5203309},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.51412755},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5035314},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.48118144},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4399807},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.42994517},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.41995063},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3877155},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2952121},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2672283},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12901795},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11038622},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.068953305},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2014.6908363","pdf_url":null,"source":{"id":"https://openalex.org/S4363606568","display_name":"2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9,"id":"https://metadata.un.org/sdg/7"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":6,"referenced_works":["https://openalex.org/W1533299367","https://openalex.org/W2096069978","https://openalex.org/W2101004723","https://openalex.org/W2110148769","https://openalex.org/W2120662892","https://openalex.org/W2131277455"],"related_works":["https://openalex.org/W4282046350","https://openalex.org/W3156142317","https://openalex.org/W2914701507","https://openalex.org/W2905521207","https://openalex.org/W2278942241","https://openalex.org/W2168717468","https://openalex.org/W2161345192","https://openalex.org/W2138877222","https://openalex.org/W2082979872","https://openalex.org/W2032237008"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,11,26,49],"SAR":[4],"ADC":[5,85],"for":[6],"biomedical":[7],"application,":[8],"which":[9],"has":[10],"strict":[12],"limit":[13],"on":[14],"its":[15,24],"power":[16,43,61],"consumption.":[17,62],"Thus,":[18],"two":[19],"techniques":[20],"are":[21],"introduced":[22],"into":[23],"design:":[25],"novel":[27,50],"ladder-based":[28],"reconfigurable":[29],"time":[30],"domain":[31],"(RTD)":[32],"comparator":[33],"is":[34,54,66,97],"proposed":[35],"to":[36,41,45,56],"reduce":[37],"the":[38,84,89,95,106],"noise":[39],"and":[40,48,68],"adjust":[42],"according":[44],"inputs":[46],"automatically;":[47],"clock":[51],"distribution":[52],"circuit":[53],"utilized":[55],"save":[57],"more":[58],"than":[59],"55%":[60],"The":[63,74],"prototype":[64],"chip":[65],"designed":[67],"fabricated":[69],"in":[70],"UMC":[71],"0.18\u03bcm":[72],"technology.":[73],"simulation":[75],"results":[76],"show":[77],"that":[78],"with":[79,100],"supply":[80],"voltage":[81],"of":[82,92,109],"0.9V,":[83],"consumes":[86],"1.07\u03bcW":[87],"at":[88],"sampling":[90],"rate":[91],"200kS/s.":[93],"And":[94],"SNDR":[96],"71.2":[98],"dB":[99],"3.24kHz":[101],"input":[102],"sinusoid":[103],"signal,":[104],"showing":[105],"corresponding":[107],"figure-of-merit":[108],"1.8":[110],"fJ":[111],"/conversion-step.":[112]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2107768036","counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-04-23T10:23:41.155672","created_date":"2016-06-24"}