乐胖代购免代理版

{"id":"https://openalex.org/W2072570051","doi":"https://doi.org/10.1109/mwscas.2013.6674915","title":"New generation carry look twice-ahead adder CL2A and carry look thrice-ahead adder CL3A","display_name":"New generation carry look twice-ahead adder CL2A and carry look thrice-ahead adder CL3A","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2072570051","doi":"https://doi.org/10.1109/mwscas.2013.6674915","mag":"2072570051"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674915","pdf_url":null,"source":{"id":"https://openalex.org/S4363606568","display_name":"2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011873658","display_name":"Lalitha M Kalyani Garimella","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lalitha M Kalyani Garimella","raw_affiliation_strings":["Intel Corp., Fort Collins, CO, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corp., Fort Collins, CO, USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007356417","display_name":"Sri Raga Sudha Garimella","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sri R Sudha Garimella","raw_affiliation_strings":["Intel Corp., Fort Collins, CO, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corp., Fort Collins, CO, USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010297851","display_name":"Kevin Duda","orcid":"https://orcid.org/0000-0002-5570-9194"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Duda","raw_affiliation_strings":["Intel Corp., Fort Collins, CO, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corp., Fort Collins, CO, USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053764248","display_name":"E. Fetzer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Fetzer","raw_affiliation_strings":["Intel Corp., Fort Collins, CO, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corp., Fort Collins, CO, USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.989,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":4,"citation_normalized_percentile":{"value":0.534588,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":78,"max":80},"biblio":{"volume":null,"issue":null,"first_page":"1387","last_page":"1390"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.76239073},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.49455568}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.84578395},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.76239073},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.57349765},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.49455568},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.45474622},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.44567043},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.33082157},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.30519375},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11675763},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2013.6674915","pdf_url":null,"source":{"id":"https://openalex.org/S4363606568","display_name":"2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.64}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":7,"referenced_works":["https://openalex.org/W1556050292","https://openalex.org/W2075349838","https://openalex.org/W2101066280","https://openalex.org/W2105660924","https://openalex.org/W2137075385","https://openalex.org/W2158665851","https://openalex.org/W2160164746"],"related_works":["https://openalex.org/W986131379","https://openalex.org/W2950842282","https://openalex.org/W2605666407","https://openalex.org/W2157955791","https://openalex.org/W2094261928","https://openalex.org/W2073461555","https://openalex.org/W2064215635","https://openalex.org/W1976039195","https://openalex.org/W1779546914","https://openalex.org/W1584617340"],"abstract_inverted_index":{"Proposed":[0],"innovation":[1],"gives":[2],"a":[3,36,42,53,63,70],"faster,":[4],"lower":[5,7,10],"depth,":[6],"power":[8],"and":[9,29,52,122,136],"area":[11],"solution":[12],"for":[13,23,110],"addition.":[14],"The":[15],"paper":[16],"describes":[17],"two":[18],"novel":[19,43,54,71],"static":[20],"gates":[21],"developed":[22],"4-bit":[24],"Majority":[25,30],"Carry":[26,31],"Generate":[27],"(MCG)":[28],"Propagate":[32],"(MCP)":[33],"operation":[34],"in":[35,115,130],"single":[37],"gate":[38],"depth.":[39],"Derivation":[40],"of":[41,69,106,119],"72-bit":[44],"CL2A":[45,79,112,121],"within":[46,74],"6":[47],"gate-depth,":[48,76],"using":[49],"MCG,":[50],"MCP":[51],"sparse5":[55],"(5\u00d72":[56],"n":[59,100],")":[60],"algorithm":[61,101],"with":[62,80,133],"variable":[64],"sparse":[65,82],"is":[66,102,113],"described.":[67,103],"Implementation":[68],"64-bit":[72,120,123],"CL3A":[73,124],"5":[75],"by":[77],"extending":[78],"progressive":[81],"1+3":[83],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">0":[86],"+":[87,92],"3":[88,93],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">1":[91],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2":[96],"+...3":[97],"Silicon":[104],"evaluation":[105],"an":[107],"8-bit":[108],"application":[109],"the":[111,134],"presented":[114,129],"32nm.":[116],"Post-layout":[117],"results":[118],"against":[125],"Ling-Carry-select":[126],"adder":[127],"are":[128],"14nm":[131],"along":[132],"advantages":[135],"limitations.":[137]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2072570051","counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-01-16T04:52:48.043500","created_date":"2016-06-24"}