乐胖代购免代理版

{"id":"https://openalex.org/W4234124769","doi":"https://doi.org/10.1109/micro.1994.717452","title":"Facilitating superscalar processing via a combined static/dynamic register renaming scheme","display_name":"Facilitating superscalar processing via a combined static/dynamic register renaming scheme","publication_year":2005,"publication_date":"2005-08-24","ids":{"openalex":"https://openalex.org/W4234124769","doi":"https://doi.org/10.1109/micro.1994.717452"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.1994.717452","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048215926","display_name":"E. Sprangle","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. Sprangle","raw_affiliation_strings":["Advanced Computer Architecture Laboratory, University of Michigan, MI, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, University of Michigan, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070360563","display_name":"Yale N. Patt","orcid":"https://orcid.org/0009-0004-8704-8249"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y. Patt","raw_affiliation_strings":["Advanced Computer Architecture Laboratory, University of Michigan, MI, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, University of Michigan, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.626,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":7,"citation_normalized_percentile":{"value":0.733065,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":79,"max":80},"biblio":{"volume":null,"issue":null,"first_page":"143","last_page":"147"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.995,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12127","display_name":"Software System Performance and Reliability","score":0.9901,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.80677295},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.7645235},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.5436477},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.5062951},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.4957105},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.4506302}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8907058},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.80677295},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.7645235},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7033658},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.58436567},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.5436477},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5366698},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.51185316},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5083448},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.5062951},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5028767},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.4957105},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.4506302},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.39885867},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33937162},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.10821083},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.10136381},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.1994.717452","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":7,"referenced_works":["https://openalex.org/W12207660","https://openalex.org/W1499323045","https://openalex.org/W2063639637","https://openalex.org/W2170585292","https://openalex.org/W2171094122","https://openalex.org/W2243361930","https://openalex.org/W4250948896"],"related_works":["https://openalex.org/W4244725944","https://openalex.org/W2795131575","https://openalex.org/W2533681803","https://openalex.org/W2230801525","https://openalex.org/W2184315981","https://openalex.org/W2169029159","https://openalex.org/W2152596151","https://openalex.org/W2121109048","https://openalex.org/W2006695002","https://openalex.org/W2000547159"],"abstract_inverted_index":{"A":[0],"superscalar":[1],"implementation":[2],"of":[3,51,78],"a":[4,105,109],"conventional":[5,106],"instruction":[6,35],"set":[7],"architecture":[8],"(ISA)":[9],"requires":[10],"N(N-1)":[11],"comparators":[12,62],"to":[13,28,48,64,83],"determine":[14],"dependencies":[15,67],"between":[16,68],"the":[17,30,40,44,52,61,76],"N":[18],"instructions":[19,69],"issuing":[20,70],"concurrently":[21],"and":[22,72],"2N":[23],"register":[24],"file":[25],"read":[26,79],"ports":[27,80],"handle":[29],"2":[31],"operands":[32],"that":[33,57,92,111],"each":[34],"can":[36,59,74,101],"potentially":[37],"source.":[38],"On":[39],"other":[41],"hand,":[42],"if":[43],"compiler":[45],"is":[46],"allowed":[47],"specify":[49],"part":[50],"renaming":[53],"tag,":[54],"we":[55,58,73,90],"show":[56,91],"eliminate":[60],"needed":[63],"detect":[65],"data":[66],"concurrently,":[71],"reduce":[75],"number":[77],"from":[81],"16":[82],"about":[84],"7":[85],"without":[86],"losing":[87],"performance.":[88],"Finally,":[89],"this":[93],"approach":[94],"more":[95],"efficiently":[96],"implements":[97],"predicated":[98],"execution":[99],"than":[100],"be":[102],"done":[103],"with":[104],"ISA":[107],"on":[108],"machine":[110],"renames":[112],"registers.":[113]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4234124769","counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2024-12-11T01:34:16.290720","created_date":"2022-05-12"}