乐胖代购免代理版

{"id":"https://openalex.org/W2566299504","doi":"https://doi.org/10.1109/memcod.2016.7797753","title":"Performance-aware scheduling of multicore time-critical systems","display_name":"Performance-aware scheduling of multicore time-critical systems","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2566299504","doi":"https://doi.org/10.1109/memcod.2016.7797753","mag":"2566299504"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2016.7797753","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063319463","display_name":"Jalil Boudjadar","orcid":"https://orcid.org/0000-0003-1442-4907"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"funder","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Jalil Boudjadar","raw_affiliation_strings":["Link\u00f6ping University, Sweden"],"affiliations":[{"raw_affiliation_string":"Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100775970","display_name":"Jin Hyun Kim","orcid":"https://orcid.org/0000-0002-2308-1638"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"funder","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Jin Hyun Kim","raw_affiliation_strings":["Link\u00f6ping University, Sweden"],"affiliations":[{"raw_affiliation_string":"Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068181564","display_name":"Simin Nadjm\u2010Tehrani","orcid":"https://orcid.org/0000-0002-1485-0802"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"funder","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Simin Nadjm-Tehrani","raw_affiliation_strings":["Linkopings universitet, Linkoping, SE"],"affiliations":[{"raw_affiliation_string":"Linkopings universitet, Linkoping, SE","institution_ids":["https://openalex.org/I102134673"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.034,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":8,"citation_normalized_percentile":{"value":0.68759,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":84,"max":85},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.671085},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.54217994},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4541842}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8781966},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.671085},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.54217994},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5371177},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5311916},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.4778849},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.45431778},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4541842},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43538123},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4247426},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33084017},{"id":"https://openalex.org/C5119721","wikidata":"https://www.wikidata.org/wiki/Q220501","display_name":"Quality of service","level":2,"score":0.21582139},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.097456515},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/memcod.2016.7797753","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":30,"referenced_works":["https://openalex.org/W1503265404","https://openalex.org/W1533929374","https://openalex.org/W1759274540","https://openalex.org/W1793246495","https://openalex.org/W1981588964","https://openalex.org/W1992734521","https://openalex.org/W1993488239","https://openalex.org/W2039006298","https://openalex.org/W2054495773","https://openalex.org/W2058262604","https://openalex.org/W2060365126","https://openalex.org/W2079512532","https://openalex.org/W2114620069","https://openalex.org/W2115172404","https://openalex.org/W2118176463","https://openalex.org/W2128523353","https://openalex.org/W2130430041","https://openalex.org/W2150377894","https://openalex.org/W2157249807","https://openalex.org/W2157297226","https://openalex.org/W2163283745","https://openalex.org/W2163626018","https://openalex.org/W2166423024","https://openalex.org/W2169875292","https://openalex.org/W2245360858","https://openalex.org/W2266989290","https://openalex.org/W2293226924","https://openalex.org/W2344607722","https://openalex.org/W2573010085","https://openalex.org/W604147791"],"related_works":["https://openalex.org/W4308301330","https://openalex.org/W3106557793","https://openalex.org/W2964137613","https://openalex.org/W2955175192","https://openalex.org/W2741067476","https://openalex.org/W2617221363","https://openalex.org/W2605049164","https://openalex.org/W2159726545","https://openalex.org/W2118568879","https://openalex.org/W2115033367"],"abstract_inverted_index":{"Despite":[0],"attractiveness":[1],"of":[2,19,31,54,70,73,101,107,161],"multicore":[3,32,55],"processors":[4],"for":[5,150],"embedded":[6],"systems,":[7],"the":[8,17,36,52,81,95,108,112,143],"potential":[9],"performance":[10,37,53,96,149],"gains":[11],"need":[12],"to":[13,93,118,135,141],"be":[14,129,136],"studied":[15],"in":[16],"context":[18],"real-time":[20],"task":[21],"scheduling":[22,40,62,144],"and":[23,60,79,85,110,121,165],"memory":[24,87],"interference.":[25],"This":[26],"paper":[27],"explores":[28],"performance-aware":[29],"schedula-bility":[30],"systems":[33,57],"by":[34,98],"evaluating":[35],"when":[38],"changing":[39],"policies":[41,145],"(as":[42],"design":[43,139],"parameters).":[44],"The":[45,64,89],"modelbased":[46],"framework":[47],"we":[48,67,91,163],"build":[49],"enables":[50],"analyzing":[51],"time-critical":[56],"using":[58,126],"processor-centric":[59],"memory-centric":[61],"policies.":[63],"system":[65,103,153,156],"architecture":[66],"consider":[68],"consists":[69],"a":[71,76,102,151,159],"set":[72],"cores":[74],"with":[75],"local":[77],"cache":[78,82,120],"sharing":[80],"level":[83],"L2":[84],"main":[86],"(DRAM).":[88],"metrics":[90],"use":[92],"compare":[94,166],"achieved":[97],"different":[99,168],"configurations":[100],"are:":[104],"1)":[105],"utilization":[106],"cores;":[109],"2)":[111],"maximum":[113],"delay":[114],"per":[115],"access":[116],"request":[117],"shared":[119],"DRAM.":[122],"Our":[123],"framework,":[124],"realized":[125],"UPPAAL,":[127],"can":[128],"viewed":[130],"as":[131],"an":[132],"engineering":[133],"tool":[134],"used":[137],"during":[138],"stages":[140],"identify":[142],"that":[146],"provide":[147],"better":[148],"given":[152],"while":[154],"maintaining":[155],"schedulability.":[157],"As":[158],"proof":[160],"concept,":[162],"analyze":[164],"2":[167],"cases":[169],"studies.":[170]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2566299504","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3}],"updated_date":"2025-04-16T09:28:14.636715","created_date":"2017-01-06"}