{"id":"https://openalex.org/W2026141050","doi":"https://doi.org/10.1109/mc.2005.226","title":"Configurable processors: a new era in chip design","display_name":"Configurable processors: a new era in chip design","publication_year":2005,"publication_date":"2005-07-01","ids":{"openalex":"https://openalex.org/W2026141050","doi":"https://doi.org/10.1109/mc.2005.226","mag":"2026141050"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.2005.226","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002671833","display_name":"Steve Leibson","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Leibson","raw_affiliation_strings":["Tensilica, Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Tensilica, Inc., Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004586776","display_name":"J. Kim","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Kim","raw_affiliation_strings":["Tensilica, Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Tensilica, Inc., Santa Clara, CA, USA","institution_ids":[]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":8.211,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":42,"citation_normalized_percentile":{"value":0.803564,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":92},"biblio":{"volume":"38","issue":"7","first_page":"51","last_page":"59"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9967,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9967,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.78359836},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.54561013}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8138938},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.78359836},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6479192},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.60599965},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.55915016},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.54561013},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.50120306},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47021794},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.44678816},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4169237},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29601234},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16240725},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.2005.226","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4385730960","https://openalex.org/W4376881175","https://openalex.org/W4364295250","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W2993622674","https://openalex.org/W2545964721","https://openalex.org/W2538644970","https://openalex.org/W2204566833","https://openalex.org/W2128502296"],"abstract_inverted_index":{"Over":[0],"the":[1,5,56,68,72,92,117],"past":[2],"few":[3],"decades,":[4],"microprocessor":[6,24],"has":[7,70],"emerged":[8],"as":[9,36,127,129],"a":[10,75],"fixed,":[11],"stand-alone,":[12],"reusable":[13],"block":[14],"created":[15],"by":[16,51],"highly":[17],"skilled":[18],"specialists.":[19],"Because":[20],"developing":[21],"good,":[22],"efficient":[23],"architectures":[25,115],"can":[26,105],"take":[27],"years,":[28],"many":[29],"designers":[30,89],"have":[31],"come":[32],"to":[33,40,90],"regard":[34],"them":[35],"monolithic":[37],"entities":[38],"subject":[39],"change":[41],"only":[42],"over":[43],"long":[44],"time":[45],"periods":[46],"and":[47,62,124],"after":[48],"careful":[49],"consideration":[50],"an":[52],"anointed":[53],"few.":[54],"However,":[55],"rise":[57],"of":[58,81,94,119],"application-specific":[59],"integrated":[60],"circuit":[61],"system-on-chip":[63,88],"(SoC)":[64],"manufacturing":[65],"technologies":[66],"in":[67],"1990s":[69],"laid":[71],"groundwork":[73],"for":[74],"new,":[76],"fourth":[77],"era":[78],"-":[79],"that":[80],"post-RISC,":[82],"configurable":[83],"processors.":[84],"Configurable":[85],"processors":[86,104,111],"enable":[87],"leverage":[91],"benefits":[93],"nanometer":[95],"silicon":[96],"lithography":[97],"with":[98,112],"relatively":[99],"little":[100],"manual":[101],"effort.":[102],"These":[103],"achieve":[106],"much":[107],"higher":[108],"performance":[109],"than":[110],"conventional":[113],"fixed-instruction-set":[114],"through":[116],"addition":[118],"custom-tailored":[120],"execution":[121],"units,":[122],"registers,":[123],"register":[125],"files":[126],"well":[128],"specialized":[130],"communication":[131],"interface":[132],"ports.":[133]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2026141050","counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-01-22T11:27:47.351237","created_date":"2016-06-24"}