乐胖代购免代理版

{"id":"https://openalex.org/W4256283453","doi":"https://doi.org/10.1109/lpe.1996.542734","title":"Switching activity analysis for sequential circuits using Boolean approximation method","display_name":"Switching activity analysis for sequential circuits using Boolean approximation method","publication_year":2002,"publication_date":"2002-12-24","ids":{"openalex":"https://openalex.org/W4256283453","doi":"https://doi.org/10.1109/lpe.1996.542734"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/lpe.1996.542734","pdf_url":null,"source":{"id":"https://openalex.org/S4363608722","display_name":"Proceedings of the International Symposium on Low Power Electronics and Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004462305","display_name":"Tomohiro Uchino","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Uchino","raw_affiliation_strings":["Semiconductor DA & Test Engineering Center, Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor DA & Test Engineering Center, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016644358","display_name":"F. Minami","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"F. Minami","raw_affiliation_strings":["Semiconductor DA & Test Engineering Center, Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor DA & Test Engineering Center, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014902245","display_name":"M. Murakata","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Murakata","raw_affiliation_strings":["Semiconductor DA & Test Engineering Center, Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor DA & Test Engineering Center, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075764747","display_name":"T. Mitsuhashi","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Mitsuhashi","raw_affiliation_strings":["Semiconductor DA & Test Engineering Center, Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor DA & Test Engineering Center, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.35,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":4,"citation_normalized_percentile":{"value":0.565452,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":71,"max":73},"biblio":{"volume":null,"issue":null,"first_page":"79","last_page":"84"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9061,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9061,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.8049473},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.52905333},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.43326852},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.42337468}],"concepts":[{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.8049473},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.7385691},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.73413104},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.650611},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.59951675},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.57320786},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.55227184},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5492317},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.52905333},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5153893},{"id":"https://openalex.org/C94992772","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Circuit minimization for Boolean functions","level":4,"score":0.48603612},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48444298},{"id":"https://openalex.org/C2779664074","wikidata":"https://www.wikidata.org/wiki/Q3518405","display_name":"Terminal (telecommunication)","level":2,"score":0.43605912},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.43326852},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.42337468},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.41912407},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21077713},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.16241595},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14769188},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/lpe.1996.542734","pdf_url":null,"source":{"id":"https://openalex.org/S4363608722","display_name":"Proceedings of the International Symposium on Low Power Electronics and Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":7,"referenced_works":["https://openalex.org/W1973099952","https://openalex.org/W2133762912","https://openalex.org/W2149936738","https://openalex.org/W2150548722","https://openalex.org/W2169033838","https://openalex.org/W4231842458","https://openalex.org/W4252388006"],"related_works":["https://openalex.org/W4360919330","https://openalex.org/W4248224315","https://openalex.org/W4248162147","https://openalex.org/W2390183607","https://openalex.org/W2361406953","https://openalex.org/W2187008505","https://openalex.org/W2126951255","https://openalex.org/W2103470932","https://openalex.org/W2018822765","https://openalex.org/W1936629927"],"abstract_inverted_index":{"We":[0],"propose":[1],"an":[2],"incremental":[3],"probabilistic":[4],"approach":[5,44,77,91],"to":[6],"calculate":[7],"the":[8,15,48,51,62,89],"signal":[9],"probabilities":[10],"and":[11,84],"switching":[12],"activities":[13],"of":[14,18,42,50],"internal":[16],"nodes":[17],"sequential":[19],"logic":[20,82],"circuits.":[21],"Spatio-temporal":[22],"correlations":[23],"are":[24],"fully":[25],"considered":[26],"by":[27],"using":[28],"Multi-Terminal":[29],"Binary":[30],"Decision":[31],"Diagrams":[32],"(MTBDD)":[33],"with":[34],"real":[35],"number":[36],"valued":[37],"terminals.":[38],"The":[39],"running":[40],"time":[41],"our":[43,76],"is":[45,67,78],"short":[46],"because":[47],"depth":[49],"MTBDD":[52],"does":[53],"not":[54],"depend":[55],"on":[56,61],"circuit":[57],"size":[58],"but":[59],"only":[60],"user-specified":[63],"unrolling":[64],"number,":[65],"which":[66,92],"usually":[68],"2":[69],"or":[70],"3.":[71],"Experimental":[72],"results":[73],"show":[74],"that":[75],"100-times":[79],"faster":[80],"than":[81,88],"simulation":[83],"10-times":[85],"more":[86],"accurate":[87],"previous":[90],"ignores":[93],"all":[94],"correlations.":[95]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4256283453","counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2024-12-16T04:01:36.974905","created_date":"2022-05-12"}