乐胖代购免代理版

{"id":"https://openalex.org/W3041919703","doi":"https://doi.org/10.1109/lca.2020.3008288","title":"MCsim: An Extensible DRAM Memory Controller Simulator","display_name":"MCsim: An Extensible DRAM Memory Controller Simulator","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3041919703","doi":"https://doi.org/10.1109/lca.2020.3008288","mag":"3041919703"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2020.3008288","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022222846","display_name":"Reza Mirosanlou","orcid":"https://orcid.org/0000-0002-0945-1671"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Reza Mirosanlou","raw_affiliation_strings":["Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022966423","display_name":"Danlu Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Danlu Guo","raw_affiliation_strings":["Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069864154","display_name":"Mohamed Hassan","orcid":"https://orcid.org/0000-0001-5926-5861"},"institutions":[{"id":"https://openalex.org/I98251732","display_name":"McMaster University","ror":"https://ror.org/02fa3aq29","country_code":"CA","type":"education","lineage":["https://openalex.org/I98251732"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohamed Hassan","raw_affiliation_strings":["Electrical and Computer Engineering, McMaster University, Hamilton, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, McMaster University, Hamilton, Canada","institution_ids":["https://openalex.org/I98251732"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009578055","display_name":"Rodolfo Pellizzoni","orcid":"https://orcid.org/0000-0002-7331-804X"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Rodolfo Pellizzoni","raw_affiliation_strings":["Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.527,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.858671,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":86,"max":87},"biblio":{"volume":"19","issue":"2","first_page":"105","last_page":"109"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/extensibility","display_name":"Extensibility","score":0.69454974},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6133761},{"id":"https://openalex.org/keywords/computer-architecture-simulator","display_name":"Computer architecture simulator","score":0.597373},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.48076794},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.46265274}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.84147614},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.69454974},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6133761},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6127384},{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.597373},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5698557},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.48076794},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.475191},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.46265274},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4569332},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3492971},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27019373},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/lca.2020.3008288","pdf_url":null,"source":{"id":"https://openalex.org/S17643076","display_name":"IEEE Computer Architecture Letters","issn_l":"1556-6056","issn":["1556-6056","1556-6064","2473-2575"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.63,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"grants":[{"funder":"https://openalex.org/F4320310709","funder_display_name":"CMC Microsystems","award_id":null},{"funder":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada","award_id":null}],"datasets":[],"versions":[],"referenced_works_count":14,"referenced_works":["https://openalex.org/W1515422725","https://openalex.org/W1980891674","https://openalex.org/W2034861439","https://openalex.org/W2041420601","https://openalex.org/W2115172404","https://openalex.org/W2147657366","https://openalex.org/W2158319074","https://openalex.org/W2162639668","https://openalex.org/W2518205541","https://openalex.org/W2616807090","https://openalex.org/W2786904362","https://openalex.org/W2986371389","https://openalex.org/W3034865256","https://openalex.org/W4236382111"],"related_works":["https://openalex.org/W4320351610","https://openalex.org/W4297812927","https://openalex.org/W4293430534","https://openalex.org/W3140615508","https://openalex.org/W2800412005","https://openalex.org/W2335743642","https://openalex.org/W2122646225","https://openalex.org/W2029945810","https://openalex.org/W1976244802","https://openalex.org/W1954780666"],"abstract_inverted_index":{"Numerous":[0],"proposals":[1,73],"for":[2,54,74],"memory":[3,76,125],"controller":[4],"(MC)":[5],"designs":[6],"have":[7],"been":[8,17,71],"exposed":[9],"to":[10,28,107,119],"the":[11,20,30,33,62,66],"research":[12],"community.":[13],"Interest":[14],"has":[15,70],"since":[16,49],"growing":[18],"in":[19,83],"area":[21],"of":[22,32,56,65],"computer":[23],"architecture":[24],"and":[25,95,124],"real-time":[26],"systems":[27],"improve":[29],"throughput":[31],"system":[34],"and/or":[35],"guarantee":[36],"timing":[37],"requirements":[38],"through":[39],"novel":[40],"scheduling":[41],"algorithms.":[42],"Consequently,":[43],"comprehensive":[44],"simulators":[45],"are":[46],"highly":[47],"demanded":[48],"they":[50],"provide":[51,116],"an":[52,93,101,117],"infrastructure":[53],"development":[55],"new":[57],"ideas":[58],"effectively":[59],"without":[60],"re-implementing":[61],"other":[63],"parts":[64],"hardware.":[67],"Although":[68],"there":[69,79],"several":[72],"off-chip":[75],"device":[77,126],"simulators,":[78],"is":[80,105],"a":[81,110],"shortage":[82],"their":[84],"MC":[85,97],"counterparts.":[86],"In":[87],"this":[88],"letter,":[89],"we":[90],"propose":[91],"MCsim,":[92],"extensible":[94],"cycle-accurate":[96],"simulator.":[98],"Designed":[99],"as":[100,109,113,115],"integrable":[102],"environment,":[103],"MCsim":[104],"able":[106],"run":[108],"trace-based":[111],"simulator":[112],"well":[114],"interface":[118],"connect":[120],"with":[121],"external":[122],"CPU":[123],"simulators.":[127]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W3041919703","counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3}],"updated_date":"2025-01-06T15:19:58.012548","created_date":"2020-07-16"}