{"id":"https://openalex.org/W2162504624","doi":"https://doi.org/10.1109/jssc.2008.2012363","title":"A 3 GHz Fractional All-Digital PLL With a 1.8 MHz Bandwidth Implementing Spur Reduction Techniques","display_name":"A 3 GHz Fractional All-Digital PLL With a 1.8 MHz Bandwidth Implementing Spur Reduction Techniques","publication_year":2009,"publication_date":"2009-02-26","ids":{"openalex":"https://openalex.org/W2162504624","doi":"https://doi.org/10.1109/jssc.2008.2012363","mag":"2162504624"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2008.2012363","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067217977","display_name":"Enrico Temporiti","orcid":"https://orcid.org/0000-0002-9394-2114"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Enrico Temporiti","raw_affiliation_strings":["STMicroelectronic, University of Pavia, Pavia, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronic, University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034070417","display_name":"Colin Weltin-Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Colin Weltin-Wu","raw_affiliation_strings":["Columbia University, USA"],"affiliations":[{"raw_affiliation_string":"Columbia University, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065821277","display_name":"Daniele Baldi","orcid":null},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Daniele Baldi","raw_affiliation_strings":["STMicroelectronic, University of Pavia, Pavia, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronic, University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043827655","display_name":"R. Tonietto","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Riccardo Tonietto","raw_affiliation_strings":["STMicroelectronics, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050581786","display_name":"Francesco Svelto","orcid":null},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Svelto","raw_affiliation_strings":["Dipartimento di Elettronica, Universit\u00e0 di Pavia, Pavia, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Universit\u00e0 di Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]}],"institution_assertions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":12.266,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":107,"citation_normalized_percentile":{"value":0.911,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":"44","issue":"3","first_page":"824","last_page":"834"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9959,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9941,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.63917315},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.54933226},{"id":"https://openalex.org/keywords/spur","display_name":"Spur","score":0.54664385},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.4393717}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.68992025},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.63917315},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.60464513},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6035378},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5691996},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.54933226},{"id":"https://openalex.org/C2779821383","wikidata":"https://www.wikidata.org/wiki/Q7581537","display_name":"Spur","level":2,"score":0.54664385},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5278176},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4993739},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.45802507},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.4393717},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.43383038},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43316314},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4204827},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2630431},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.21568066},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2008.2012363","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":17,"referenced_works":["https://openalex.org/W1974534995","https://openalex.org/W2010437213","https://openalex.org/W2038643681","https://openalex.org/W2062952706","https://openalex.org/W2110764323","https://openalex.org/W2116995862","https://openalex.org/W2129182275","https://openalex.org/W2129618067","https://openalex.org/W2135197944","https://openalex.org/W2138882480","https://openalex.org/W2152144298","https://openalex.org/W2157470323","https://openalex.org/W2161139924","https://openalex.org/W2162459040","https://openalex.org/W2163268258","https://openalex.org/W2177833654","https://openalex.org/W3144798171"],"related_works":["https://openalex.org/W2976219355","https://openalex.org/W2540766993","https://openalex.org/W2217043549","https://openalex.org/W2209295374","https://openalex.org/W2141726610","https://openalex.org/W2089131288","https://openalex.org/W2061664740","https://openalex.org/W2022376709","https://openalex.org/W2017334866","https://openalex.org/W1600405202"],"abstract_inverted_index":{"Digital":[0],"implementation":[1],"of":[2,16,55,73,121,160,175,181,189],"analog":[3,40,62,119],"functions":[4],"is":[5,91,137],"becoming":[6],"attractive":[7],"in":[8,44,201],"CMOS":[9,204],"ICs,":[10],"given":[11],"the":[12,52,70,74,87,96,114],"low":[13],"supply":[14],"voltage":[15],"ultra-scaled":[17],"processes.":[18],"Particularly,":[19],"all-digital":[20,117],"PLLs":[21],"are":[22,65,168],"being":[23],"considered":[24],"for":[25,170],"RF":[26],"frequency":[27],"synthesis.":[28],"However,":[29],"they":[30],"suffer":[31],"from":[32,139,146,212],"intrinsic":[33,66],"deficiencies":[34],"making":[35],"them":[36],"inferior":[37],"to":[38,61,69,112,130,142],"traditional":[39],"solutions.":[41],"The":[42,152,192],"investigation":[43],"this":[45],"paper":[46,108],"shows":[47],"that":[48],"in-band":[49,162,173,186],"output":[50],"spurs,":[51],"major":[53],"shortcoming":[54],"wideband":[56,122],"divider-less":[57],"ADPLLs":[58],"with":[59],"respect":[60],"fractional":[63,123],"PLLs,":[64],"and":[67,82,118,184,206],"due":[68],"finite":[71],"resolution":[72],"time-to-digital":[75],"converter":[76],"(TDC),":[77],"even":[78,85],"assuming":[79],"perfect":[80],"quantization":[81],"linearity.":[83],"Moreover,":[84],"if":[86],"conceptual":[88],"spur":[89,105,163,174],"level":[90],"arbitrarily":[92],"reduced":[93],"by":[94],"increasing":[95],"TDC":[97,99],"resolution,":[98],"nonlinearities":[100],"can":[101],"cause":[102],"a":[103,131,147,171,179,213],"significant":[104],"re-growth.":[106],"This":[107],"proposes":[109],"two":[110],"techniques":[111,126],"reduce":[113],"gap":[115],"between":[116],"implementations":[120],"PLLs.":[124],"These":[125],"have":[127],"been":[128],"applied":[129],"3":[132],"GHz":[133],"ADPLL,":[134],"whose":[135],"bandwidth":[136,180],"programmable":[138],"300":[140],"kHz":[141],"1.8":[143,182],"MHz,":[144],"operating":[145],"25":[148],"MHz":[149,183],"reference":[150],"signal.":[151],"test":[153],"chip":[154,193],"features":[155],"more":[156],"than":[157,209],"10":[158,210],"dB":[159],"worst":[161],"reduction":[164],"when":[165],"both":[166],"corrections":[167],"active,":[169],"worst-case":[172],"-45":[176],"dBc":[177],"at":[178],"an":[185],"noise":[187],"floor":[188],"-101":[190],"dBc/Hz.":[191],"core":[194],"occupies":[195],"0.4":[196],"mm":[197],"2":[200],"65":[202],"nm":[203],"technology,":[205],"consumes":[207],"less":[208],"mW":[211],"1.2":[214],"V":[215],"supply.":[216]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2162504624","counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":13},{"year":2012,"cited_by_count":11}],"updated_date":"2025-01-06T16:54:22.474260","created_date":"2016-06-24"}