乐胖代购免代理版

{"id":"https://openalex.org/W2173313568","doi":"https://doi.org/10.1109/jssc.2006.870924","title":"A Fully Pipelined Single-Precision Floating-Point Unit in the Synergistic Processor Element of a CELL Processor","display_name":"A Fully Pipelined Single-Precision Floating-Point Unit in the Synergistic Processor Element of a CELL Processor","publication_year":2006,"publication_date":"2006-04-01","ids":{"openalex":"https://openalex.org/W2173313568","doi":"https://doi.org/10.1109/jssc.2006.870924","mag":"2173313568"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2006.870924","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088781039","display_name":"Hwa-Joon Oh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H.-J. Oh","raw_affiliation_strings":["Technology Group, IBM Systems, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Technology Group, IBM Systems, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030672284","display_name":"Silvia Melitta Mueller","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095996","display_name":"IBM (Germany)","ror":"https://ror.org/00pm7rm97","country_code":"DE","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210095996"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S.M. Mueller","raw_affiliation_strings":["IBM Entwicklung GmbH, Boeblingen, Germany"],"affiliations":[{"raw_affiliation_string":"IBM Entwicklung GmbH, Boeblingen, Germany","institution_ids":["https://openalex.org/I4210095996"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040039726","display_name":"Christian Jacobi","orcid":"https://orcid.org/0000-0003-0522-1630"},"institutions":[{"id":"https://openalex.org/I4210095996","display_name":"IBM (Germany)","ror":"https://ror.org/00pm7rm97","country_code":"DE","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210095996"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"C. Jacobi","raw_affiliation_strings":["IBM Entwicklung GmbH, Boeblingen, Germany"],"affiliations":[{"raw_affiliation_string":"IBM Entwicklung GmbH, Boeblingen, Germany","institution_ids":["https://openalex.org/I4210095996"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046124069","display_name":"B.W. Michael","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.W. Michael","raw_affiliation_strings":["Technology Group, IBM Systems, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Technology Group, IBM Systems, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060479376","display_name":"Hiroaki Nishikawa","orcid":"https://orcid.org/0000-0003-4472-5313"},"institutions":[],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Nishikawa","raw_affiliation_strings":["IBM-Global Services, Yasu, Japan"],"affiliations":[{"raw_affiliation_string":"IBM-Global Services, Yasu, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082701455","display_name":"Y. Totsuka","orcid":null},"institutions":[],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Totsuka","raw_affiliation_strings":["Digital Imaging Group, Sony Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Digital Imaging Group, Sony Corporation, Tokyo, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009318378","display_name":"T. Namatame","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Namatame","raw_affiliation_strings":["Semiconductor Company, Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Company, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038922650","display_name":"N. Yano","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Yano","raw_affiliation_strings":["Semiconductor Company, Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Company, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000231917","display_name":"Toichi Machida","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Machida","raw_affiliation_strings":["Semiconductor Company, Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Company, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109215102","display_name":"S.H. Dhong","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.H. Dhong","raw_affiliation_strings":["Technology Group, IBM Systems, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Technology Group, IBM Systems, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]}]}],"institution_assertions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":9.713,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":64,"citation_normalized_percentile":{"value":0.891034,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":95},"biblio":{"volume":"41","issue":"4","first_page":"759","last_page":"771"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.999,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.6949803},{"id":"https://openalex.org/keywords/rounding","display_name":"Rounding","score":0.6043186},{"id":"https://openalex.org/keywords/single-precision-floating-point-format","display_name":"Single-precision floating-point format","score":0.60193884},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.5568501},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.53745604},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.50230837},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"Floating-point unit","score":0.4734},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.4611521}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.76862276},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.7477899},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.6949803},{"id":"https://openalex.org/C136625980","wikidata":"https://www.wikidata.org/wiki/Q663208","display_name":"Rounding","level":2,"score":0.6043186},{"id":"https://openalex.org/C133095886","wikidata":"https://www.wikidata.org/wiki/Q1307173","display_name":"Single-precision floating-point format","level":3,"score":0.60193884},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.5568501},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5510264},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.53745604},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.52434784},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.50230837},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5001602},{"id":"https://openalex.org/C110305270","wikidata":"https://www.wikidata.org/wiki/Q733507","display_name":"Floating-point unit","level":3,"score":0.4734},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.4611521},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3952042},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.323521},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1658366},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2006.870924","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.81}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":12,"referenced_works":["https://openalex.org/W1571544561","https://openalex.org/W1575732703","https://openalex.org/W1587217691","https://openalex.org/W2111880608","https://openalex.org/W2115828692","https://openalex.org/W2121435882","https://openalex.org/W2145954193","https://openalex.org/W2154098113","https://openalex.org/W2162991651","https://openalex.org/W2166874959","https://openalex.org/W2173313568","https://openalex.org/W4251850930"],"related_works":["https://openalex.org/W2966942900","https://openalex.org/W2787877452","https://openalex.org/W2544512391","https://openalex.org/W2173313568","https://openalex.org/W2157044906","https://openalex.org/W2142464516","https://openalex.org/W2079351402","https://openalex.org/W1935080020","https://openalex.org/W1888817283","https://openalex.org/W1589067093"],"abstract_inverted_index":{"The":[0,55,101],"floating-point":[1,37,84],"unit":[2,22],"(FPU)":[3],"in":[4,106,112],"the":[5,58,82,142],"synergistic":[6],"processor":[7,13],"element":[8],"(SPE)":[9],"of":[10,60],"a":[11,15],"CELL":[12],"is":[14,86],"fully":[16],"pipelined":[17],"4-way":[18],"single-instruction":[19],"multiple-data":[20],"(SIMD)":[21],"designed":[23],"to":[24,76,121,140],"accelerate":[25],"media":[26],"and":[27,38,47,69,90,127,136,145],"data":[28],"streaming":[29],"with":[30,42,49,124],"128-bit":[31],"operands.":[32],"It":[33,93],"supports":[34],"32-bit":[35],"single-precision":[36,62,83],"16-bit":[39],"integer":[40],"operands":[41],"two":[43],"different":[44],"latencies,":[45],"six-cycle":[46],"seven-cycle,":[48],"11":[50],"FO4":[51],"delay":[52],"per":[53],"stage.":[54],"FPU":[56],"optimizes":[57],"performance":[59,89],"critical":[61],"multiply-add":[63],"operations.":[64],"Since":[65],"exact":[66],"rounding,":[67],"exceptions,":[68],"de-norm":[70],"number":[71],"handling":[72],"are":[73,138],"not":[74],"important":[75],"multimedia":[77],"applications,":[78],"IEEE":[79],"correctness":[80],"on":[81],"numbers":[85],"sacrificed":[87],"for":[88,98],"simple":[91],"design.":[92],"employs":[94],"fine-grained":[95],"clock":[96],"gating":[97],"power":[99],"saving.":[100],"design":[102],"has":[103],"768K":[104],"transistors":[105],"1.3":[107],"mm/sup":[108],"2/,":[109],"fabricated":[110],"SOI":[111],"90-nm":[113],"technology.":[114],"Correct":[115],"operations":[116],"have":[117],"been":[118],"observed":[119],"up":[120],"5.6":[122],"GHz":[123],"1.4":[125],"V":[126],"56/spl":[128],"deg/C,":[129],"delivering":[130],"44.8":[131],"GFlops.":[132],"Architecture,":[133],"logic,":[134],"circuits,":[135],"integration":[137],"codesigned":[139],"meet":[141],"performance,":[143],"power,":[144],"area":[146],"goals.":[147]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2173313568","counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2025-03-21T23:40:18.696842","created_date":"2016-06-24"}