{"id":"https://openalex.org/W2070392651","doi":"https://doi.org/10.1109/jssc.2005.859319","title":"XiSystem: a XiRisc-based SoC with reconfigurable IO module","display_name":"XiSystem: a XiRisc-based SoC with reconfigurable IO module","publication_year":2005,"publication_date":"2005-12-28","ids":{"openalex":"https://openalex.org/W2070392651","doi":"https://doi.org/10.1109/jssc.2005.859319","mag":"2070392651"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2005.859319","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083656325","display_name":"Andrea Lodi","orcid":"https://orcid.org/0000-0001-9269-633X"},"institutions":[],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Lodi","raw_affiliation_strings":["Adv. Res. Center on Electron. Syst., Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Adv. Res. Center on Electron. Syst., Bologna, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078015556","display_name":"Andrea Cappelli","orcid":"https://orcid.org/0000-0003-1306-4698"},"institutions":[],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Cappelli","raw_affiliation_strings":["Adv. Res. Center on Electron. Syst., Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Adv. Res. Center on Electron. Syst., Bologna, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034624261","display_name":"M. Bocchi","orcid":"https://orcid.org/0009-0003-0559-0409"},"institutions":[],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Bocchi","raw_affiliation_strings":["Adv. Res. Center on Electron. Syst., Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Adv. Res. Center on Electron. Syst., Bologna, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045668159","display_name":"Claudio Mucci","orcid":"https://orcid.org/0000-0002-4660-207X"},"institutions":[],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Mucci","raw_affiliation_strings":["Adv. Res. Center on Electron. Syst., Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Adv. Res. Center on Electron. Syst., Bologna, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007563093","display_name":"M. Innocenti","orcid":null},"institutions":[],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Innocenti","raw_affiliation_strings":["Adv. Res. Center on Electron. Syst., Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Adv. Res. Center on Electron. Syst., Bologna, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043089836","display_name":"C. De Bartolomeis","orcid":null},"institutions":[],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. De Bartolomeis","raw_affiliation_strings":["Adv. Res. Center on Electron. Syst., Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Adv. Res. Center on Electron. Syst., Bologna, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089473560","display_name":"Luca Ciccarelli","orcid":null},"institutions":[],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Ciccarelli","raw_affiliation_strings":["Adv. Res. Center on Electron. Syst., Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Adv. Res. Center on Electron. Syst., Bologna, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057025971","display_name":"R. Giansante","orcid":null},"institutions":[],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Giansante","raw_affiliation_strings":["Adv. Res. Center on Electron. Syst., Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Adv. Res. Center on Electron. Syst., Bologna, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036359287","display_name":"Antonio Deledda","orcid":null},"institutions":[],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Deledda","raw_affiliation_strings":["Adv. Res. Center on Electron. Syst., Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Adv. Res. Center on Electron. Syst., Bologna, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070004082","display_name":"Fabio Campi","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"F. Campi","raw_affiliation_strings":["[NVM-DP, FTM, STMicroelectronics, Agrate, Milan, Italy]"],"affiliations":[{"raw_affiliation_string":"[NVM-DP, FTM, STMicroelectronics, Agrate, Milan, Italy]","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057024890","display_name":"M. Toma","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"M. Toma","raw_affiliation_strings":["[NVM-DP, FTM, STMicroelectronics, Agrate, Milan, Italy]"],"affiliations":[{"raw_affiliation_string":"[NVM-DP, FTM, STMicroelectronics, Agrate, Milan, Italy]","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040667886","display_name":"R. Guerrieri","orcid":"https://orcid.org/0000-0002-8601-6884"},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"R. Guerrieri","raw_affiliation_strings":["[NVM-DP, FTM, STMicroelectronics, Agrate, Milan, Italy]"],"affiliations":[{"raw_affiliation_string":"[NVM-DP, FTM, STMicroelectronics, Agrate, Milan, Italy]","institution_ids":["https://openalex.org/I131827901"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":7.508,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":63,"citation_normalized_percentile":{"value":0.978226,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":95},"biblio":{"volume":"41","issue":"1","first_page":"85","last_page":"96"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9985,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable Computing","score":0.5298633}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7332993},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6734333},{"id":"https://openalex.org/C188087704","wikidata":"https://www.wikidata.org/wiki/Q369577","display_name":"Standardization","level":2,"score":0.5525588},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5298633},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5091874},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.47851884},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.43896464},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42674056},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4210124},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40652418},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36887246},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21239841},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13535762},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09216362},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2005.859319","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":12,"referenced_works":["https://openalex.org/W1514398568","https://openalex.org/W2025787141","https://openalex.org/W2042276850","https://openalex.org/W2097128182","https://openalex.org/W2105471813","https://openalex.org/W2112786708","https://openalex.org/W2117099910","https://openalex.org/W2128602802","https://openalex.org/W2143194511","https://openalex.org/W2173674295","https://openalex.org/W2539352587","https://openalex.org/W2564921634"],"related_works":["https://openalex.org/W3164085601","https://openalex.org/W2386041993","https://openalex.org/W2129019972","https://openalex.org/W2126857316","https://openalex.org/W2113308450","https://openalex.org/W2083269738","https://openalex.org/W1967938402","https://openalex.org/W1876592433","https://openalex.org/W1612076744","https://openalex.org/W1522032972"],"abstract_inverted_index":{"In":[0],"the":[1,4,89],"nanometer":[2],"era,":[3],"increase":[5],"in":[6,88,91],"nonrecurring":[7],"engineering":[8],"costs":[9],"is":[10,63,86,109],"a":[11,20,26,30,43,80],"challenge":[12],"for":[13,112],"SoCs":[14],"that":[15],"can":[16,33],"be":[17,34],"faced":[18],"through":[19],"standardization":[21],"process.":[22],"Hardware":[23],"specialization":[24],"of":[25,71,118],"standard":[27,120],"platform":[28],"to":[29,52,65,93,98],"given":[31],"application":[32],"achieved":[35],"by":[36],"exploiting":[37],"reconfigurable":[38,61,106],"technology.":[39],"This":[40],"paper":[41],"presents":[42],"XiSystem":[44],"SoC,":[45],"which":[46],"integrates":[47],"two":[48],"different":[49],"field-programmable":[50],"devices":[51],"provide":[53],"application-specific":[54],"computing":[55],"blocks":[56],"and":[57,74,103,116],"IOs.":[58],"A":[59],"XiRisc":[60],"processor":[62],"exploited":[64],"achieve":[66],"more":[67],"than":[68],"one":[69],"order":[70,92],"magnitude":[72],"speed-up":[73],"energy":[75],"consumption":[76],"reduction":[77],"vis-a/spl":[78],"grave/-vis":[79],"DSP-like":[81],"processor,":[82],"while":[83],"an":[84],"eFPGA":[85],"integrated":[87],"system":[90],"make":[94],"it":[95],"flexible":[96],"enough":[97],"support":[99],"various":[100],"IO":[101,107],"ports":[102],"protocols.":[104],"The":[105],"device":[108],"also":[110],"utilized":[111],"pre/post":[113],"data":[114],"processing":[115],"implementation":[117],"some":[119],"computational":[121],"blocks.":[122]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2070392651","counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2024-12-13T11:53:52.681356","created_date":"2016-06-24"}