{"id":"https://openalex.org/W2134127605","doi":"https://doi.org/10.1109/jssc.2003.813248","title":"A self-controllable voltage level (svl) circuit and its low-power high-speed cmos circuit applications","display_name":"A self-controllable voltage level (svl) circuit and its low-power high-speed cmos circuit applications","publication_year":2003,"publication_date":"2003-07-01","ids":{"openalex":"https://openalex.org/W2134127605","doi":"https://doi.org/10.1109/jssc.2003.813248","mag":"2134127605"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2003.813248","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039470984","display_name":"Tadayoshi Enomoto","orcid":null},"institutions":[{"id":"https://openalex.org/I96679780","display_name":"Chuo University","ror":"https://ror.org/03qvqb743","country_code":"JP","type":"education","lineage":["https://openalex.org/I96679780"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Enomoto","raw_affiliation_strings":["Faculty of Science and Engineering, Department of Information and System Engineering, Chuo University, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Faculty of Science and Engineering, Department of Information and System Engineering, Chuo University, Tokyo, Japan","institution_ids":["https://openalex.org/I96679780"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101956353","display_name":"Yoshihiro Oka","orcid":"https://orcid.org/0000-0002-3482-3051"},"institutions":[{"id":"https://openalex.org/I96679780","display_name":"Chuo University","ror":"https://ror.org/03qvqb743","country_code":"JP","type":"education","lineage":["https://openalex.org/I96679780"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Oka","raw_affiliation_strings":["Department of Information and System Engineering, Chuo University, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Information and System Engineering, Chuo University, Tokyo, Japan","institution_ids":["https://openalex.org/I96679780"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044191454","display_name":"H. Shikano","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]},{"id":"https://openalex.org/I96679780","display_name":"Chuo University","ror":"https://ror.org/03qvqb743","country_code":"JP","type":"education","lineage":["https://openalex.org/I96679780"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Shikano","raw_affiliation_strings":["Central Research Laboratory, Hitachi and Limited, Tokyo, Japan","Department of Information and System Engineering, Chuo University, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Central Research Laboratory, Hitachi and Limited, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Department of Information and System Engineering, Chuo University, Tokyo, Japan","institution_ids":["https://openalex.org/I96679780"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.961,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":69,"citation_normalized_percentile":{"value":0.976655,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":95},"biblio":{"volume":"38","issue":"7","first_page":"1220","last_page":"1226"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.80594206}],"concepts":[{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.80594206},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.77996445},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.68650776},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.601954},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.595459},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.48698267},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4711907},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.46293348},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.4232562},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38052133},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26157326}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2003.813248","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.89,"id":"https://metadata.un.org/sdg/7"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":6,"referenced_works":["https://openalex.org/W1556692483","https://openalex.org/W2101284466","https://openalex.org/W2108049334","https://openalex.org/W2122216023","https://openalex.org/W2134127605","https://openalex.org/W2478413690"],"related_works":["https://openalex.org/W4377020067","https://openalex.org/W2894040387","https://openalex.org/W2773448237","https://openalex.org/W2539500217","https://openalex.org/W2502451555","https://openalex.org/W2188598220","https://openalex.org/W2183015194","https://openalex.org/W2162271340","https://openalex.org/W2004034743","https://openalex.org/W159155456"],"abstract_inverted_index":{"A":[0],"self-controllable":[1],"voltage":[2,12,24],"level":[3],"(SVL)":[4],"circuit":[5,16,29,37,99,144],"which":[6,153],"can":[7,20,38,60,75],"supply":[8],"a":[9,27,136,146],"maximum":[10],"dc":[11,23],"to":[13,26,64],"an":[14,87,96,108,142,159],"active-load":[15],"on":[17],"request":[18],"or":[19],"decrease":[21],"the":[22,80,113,127,132,183],"supplied":[25],"load":[28],"in":[30,51,79],"standby":[31,41,81,84,133],"mode":[32],"was":[33],"developed.":[34],"This":[35],"SVL":[36,73,98,143],"drastically":[39],"reduce":[40],"leakage":[42],"power":[43,85,134],"of":[44,53,86,105,107,126,135,156,158,167,182],"CMOS":[45,90],"logic":[46],"circuits":[47,70,74],"with":[48,72,95],"minimal":[49],"overheads":[50],"terms":[52],"chip":[54],"area":[55],"and":[56,66],"speed.":[57],"Furthermore,":[58],"it":[59],"also":[61],"be":[62],"applied":[63],"memories":[65],"registers,":[67],"because":[68],"such":[69],"fitted":[71],"retain":[76],"data":[77],"even":[78],"mode.":[82],"The":[83,164],"8-bit":[88],"0.13-\u03bcm":[89,147,169],"ripple":[91],"carry":[92],"adder":[93],"(RCA)":[94],"on-chip":[97],"is":[100,117,150,154,171],"8.2":[101],"nW,":[102,152],"namely,":[103,120],"4.0%":[104],"that":[106,125,157,174,181],"equivalent":[109,128,160,184],"conventional":[110,129,161],"adder,":[111],"while":[112],"output":[114],"signal":[115],"delay":[116],"786":[118],"ps,":[119,173],"only":[121,176],"2.3%":[122],"longer":[123],"than":[124,180],"adder.":[130],"Moreover,":[131],"512-bit":[137,148],"memory":[138],"cell":[139],"array":[140],"incorporating":[141],"for":[145],"SRAM":[149,170],"69.1":[151],"3.9%":[155],"memory-cell":[162],"array.":[163],"read-access":[165],"time":[166],"this":[168],"285":[172],"is,":[175],"2":[177],"ps":[178],"slower":[179],"SRAM.":[185]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2134127605","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":12}],"updated_date":"2024-12-13T02:08:32.059219","created_date":"2016-06-24"}