乐胖代购免代理版

{"id":"https://openalex.org/W2030493901","doi":"https://doi.org/10.1109/jssc.1989.572626","title":"A 10-ps resolution, process-insensitive timing generator IC","display_name":"A 10-ps resolution, process-insensitive timing generator IC","publication_year":1989,"publication_date":"1989-10-01","ids":{"openalex":"https://openalex.org/W2030493901","doi":"https://doi.org/10.1109/jssc.1989.572626","mag":"2030493901"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.1989.572626","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083105163","display_name":"Taiichi Otsuji","orcid":"https://orcid.org/0000-0002-0887-0479"},"institutions":[],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Otsuji","raw_affiliation_strings":["NTT LSI Labs., Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"NTT LSI Labs., Kanagawa, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018846150","display_name":"N. Narumi","orcid":null},"institutions":[],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Narumi","raw_affiliation_strings":["NTT LSI Labs., Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"NTT LSI Labs., Kanagawa, Japan","institution_ids":[]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.451,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":12,"citation_normalized_percentile":{"value":0.72431,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":80,"max":81},"biblio":{"volume":"24","issue":"5","first_page":"1412","last_page":"1417"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.7997159}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.7997159},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.61051536},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.54556376},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.49856973},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.49716452},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.47407785},{"id":"https://openalex.org/C138268822","wikidata":"https://www.wikidata.org/wiki/Q1051925","display_name":"Resolution (logic)","level":2,"score":0.4733945},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45547748},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38073018},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3619213},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35703647},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.23230046},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.18742299},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15963426},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15320417},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.11590901},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10338682},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.1989.572626","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.75,"id":"https://metadata.un.org/sdg/7"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":8,"referenced_works":["https://openalex.org/W1489088952","https://openalex.org/W2033222412","https://openalex.org/W2033716133","https://openalex.org/W2089743997","https://openalex.org/W2105810837","https://openalex.org/W2134977951","https://openalex.org/W2149596714","https://openalex.org/W25848491"],"related_works":["https://openalex.org/W98453623","https://openalex.org/W3130418065","https://openalex.org/W3015599398","https://openalex.org/W2792778858","https://openalex.org/W2742318966","https://openalex.org/W2362904186","https://openalex.org/W2188730438","https://openalex.org/W2157230896","https://openalex.org/W2150727772","https://openalex.org/W2034656493"],"abstract_inverted_index":{"Describes":[0],"a":[1,9,15,77,85,101,116],"novel":[2],"circuit":[3,20,75,119],"configuration":[4],"and":[5,48],"design":[6,97],"technique":[7,98],"for":[8,104],"high-speed":[10],"timing":[11],"generator":[12],"IC":[13,63],"with":[14,120],"10-ps":[16],"delay-time":[17,79],"resolution.":[18],"This":[19,110],"is":[21,35,49,108],"composed":[22],"of":[23,57,81,88],"multistage":[24],"delay":[25,33,106,118,122],"units":[26],"in":[27,114],"matrix":[28],"form.":[29],"In":[30],"each":[31],"unit,":[32],"time":[34,107],"finely":[36],"controlled":[37],"by":[38,52,67],"loading":[39],"transistor":[40],"junction":[41],"capacitance":[42],"on":[43,100],"an":[44,68,94],"LCML":[45],"inverter":[46],"gate":[47],"roughly":[50],"done":[51],"the":[53,58,105],"serial":[54],"stage":[55],"numbers":[56],"gate.":[59],"A":[60],"dedicated":[61],"delay-unit":[62],"has":[64],"been":[65],"built":[66],"Si":[69],"bipolar":[70],"process":[71],"called":[72],"SST-1A.":[73],"The":[74],"demonstrates":[76],"high":[78,121],"resolution":[80],"10":[82],"ps":[83],"at":[84],"clock":[86],"rate":[87],"up":[89],"to":[90],"1":[91],"GHz.":[92],"Furthermore,":[93],"innovative":[95],"process-insensitive":[96],"based":[99],"polynomial":[102],"formulation":[103],"proposed.":[109],"will":[111],"be":[112],"effective":[113],"realizing":[115],"long":[117],"resolution.<":[123],">":[126]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2030493901","counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2024-12-13T05:56:53.719316","created_date":"2016-06-24"}