乐胖代购免代理版

{"id":"https://openalex.org/W2144481837","doi":"https://doi.org/10.1109/iwsoc.2005.57","title":"Enhancing performance and saving energy in CMOS DCVSL gates by using a new transistor sizing algorithm","display_name":"Enhancing performance and saving energy in CMOS DCVSL gates by using a new transistor sizing algorithm","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2144481837","doi":"https://doi.org/10.1109/iwsoc.2005.57","mag":"2144481837"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2005.57","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065412017","display_name":"Nasser Masoumi","orcid":"https://orcid.org/0000-0002-9985-2603"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"N. Masoumi","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng, Tehran Univ., Iran"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Tehran Univ., Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021441524","display_name":"Jahan B. Ghasemi","orcid":"https://orcid.org/0000-0002-0380-8000"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"J. Ghasemi","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng, Tehran Univ., Iran"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Tehran Univ., Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054068025","display_name":"Mahmoud Ahmadian","orcid":null},"institutions":[{"id":"https://openalex.org/I80543232","display_name":"K.N.Toosi University of Technology","ror":"https://ror.org/0433abe34","country_code":"IR","type":"education","lineage":["https://openalex.org/I80543232"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"M. Ahmadian","raw_affiliation_strings":["Electrical Engineering Department, K. N. Toosi University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, K. N. Toosi University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I80543232"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055706070","display_name":"Farshid Raissi","orcid":"https://orcid.org/0000-0003-0900-5951"},"institutions":[{"id":"https://openalex.org/I80543232","display_name":"K.N.Toosi University of Technology","ror":"https://ror.org/0433abe34","country_code":"IR","type":"education","lineage":["https://openalex.org/I80543232"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"F. Raissi","raw_affiliation_strings":["Electrical Engineering Department, K. N. Toosi University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, K. N. Toosi University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I80543232"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005597440","display_name":"Massoud Masoumi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"M. Masoumi","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":2,"citation_normalized_percentile":{"value":0.519785,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":68,"max":71},"biblio":{"volume":null,"issue":null,"first_page":"283","last_page":"288"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.47772953}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8208817},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.69288677},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.6072072},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5844192},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5782507},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5743099},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.549009},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.52394134},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.4967149},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47796986},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.47772953},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.44037455},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4214574},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37516153},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.30708462},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2780272},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18062991},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2005.57","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.89}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":25,"referenced_works":["https://openalex.org/W1485532884","https://openalex.org/W1572300106","https://openalex.org/W1690545432","https://openalex.org/W1965817917","https://openalex.org/W2000260960","https://openalex.org/W2031457512","https://openalex.org/W2042990468","https://openalex.org/W2043059063","https://openalex.org/W2046641314","https://openalex.org/W2047094503","https://openalex.org/W2065577281","https://openalex.org/W2068355008","https://openalex.org/W2091570912","https://openalex.org/W2100280798","https://openalex.org/W2120038452","https://openalex.org/W2134067926","https://openalex.org/W2144982614","https://openalex.org/W2147849504","https://openalex.org/W2168525081","https://openalex.org/W2168638127","https://openalex.org/W2763117154","https://openalex.org/W3143002681","https://openalex.org/W4233556855","https://openalex.org/W4236346444","https://openalex.org/W4244342121"],"related_works":["https://openalex.org/W2897293593","https://openalex.org/W2778973728","https://openalex.org/W2778612236","https://openalex.org/W2760821214","https://openalex.org/W2556310577","https://openalex.org/W2474203529","https://openalex.org/W2157555699","https://openalex.org/W2139901278","https://openalex.org/W2057187623","https://openalex.org/W1498176184"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3,42],"describe":[4],"an":[5],"algorithm":[6,35],"for":[7],"transistor":[8,39,80],"sizing":[9,40],"in":[10,55],"CMOS":[11,59],"DCVSL":[12,49,53],"(differential":[13],"cascode":[14],"voltage":[15],"switch":[16],"logic)":[17],"digital":[18],"circuits.":[19],"Our":[20],"proposed":[21],"method":[22],"has":[23],"two":[24],"different":[25],"approaches":[26],"with":[27],"low":[28],"computational":[29],"burden,":[30],"mathematical":[31],"based":[32],"and":[33,51,89],"genetic":[34],"based.":[36],"Using":[37],"our":[38],"algorithm,":[41],"minimized":[43],"the":[44,63,73,78],"propagation":[45,75],"delay":[46],"of":[47,66,95],"a":[48,52,93],"full-adder":[50],"XOR":[54],"0.5":[56],"/spl":[57],"mu/m":[58],"technology.":[60],"At":[61],"first,":[62],"optimum":[64],"sizes":[65,81],"these":[67],"circuits":[68],"were":[69,82],"calculated":[70],"to":[71,91],"obtain":[72],"minimum":[74],"delay.":[76],"Then":[77],"final":[79],"obtained":[83],"by":[84],"trading":[85],"off":[86],"speed,":[87],"energy":[88],"area":[90],"meet":[92],"set":[94],"performance":[96],"requirements.":[97]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2144481837","counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2024-12-24T13:40:51.901262","created_date":"2016-06-24"}