{"id":"https://openalex.org/W2100513448","doi":"https://doi.org/10.1109/iwrsp.2003.1207032","title":"A new approach of a self-timed bit-serial synchronous pipeline architecture","display_name":"A new approach of a self-timed bit-serial synchronous pipeline architecture","publication_year":2004,"publication_date":"2004-01-24","ids":{"openalex":"https://openalex.org/W2100513448","doi":"https://doi.org/10.1109/iwrsp.2003.1207032","mag":"2100513448"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.2003.1207032","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110191210","display_name":"Achim Rettberg","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Rettberg","raw_affiliation_strings":["Paderborn Univ, Germany"],"affiliations":[{"raw_affiliation_string":"Paderborn Univ, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010534639","display_name":"Mauro C. Zanella","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Zanella","raw_affiliation_strings":["Paderborn Univ, Germany"],"affiliations":[{"raw_affiliation_string":"Paderborn Univ, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029080773","display_name":"Thomas Lehmann","orcid":"https://orcid.org/0000-0002-0197-3950"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T. Lehmann","raw_affiliation_strings":["Paderborn Univ, Germany"],"affiliations":[{"raw_affiliation_string":"Paderborn Univ, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081869234","display_name":"Christophe Bobda","orcid":"https://orcid.org/0000-0002-9042-9470"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"C. Bobda","raw_affiliation_strings":["Paderborn Univ, Germany"],"affiliations":[{"raw_affiliation_string":"Paderborn Univ, Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.878,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":6,"citation_normalized_percentile":{"value":0.402981,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":77,"max":78},"biblio":{"volume":null,"issue":null,"first_page":"71","last_page":"77"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9989,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.71359223}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7422948},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.71359223},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6535941},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.605137},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5267003},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42636243},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38388738},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.2003.1207032","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":9,"referenced_works":["https://openalex.org/W2103588840","https://openalex.org/W2105782051","https://openalex.org/W2109013185","https://openalex.org/W2120670429","https://openalex.org/W2146778320","https://openalex.org/W2157797701","https://openalex.org/W4245439186","https://openalex.org/W4252798763","https://openalex.org/W99537330"],"related_works":["https://openalex.org/W4249632163","https://openalex.org/W2941434274","https://openalex.org/W2810427553","https://openalex.org/W2808484818","https://openalex.org/W2797161794","https://openalex.org/W2340647897","https://openalex.org/W2135053878","https://openalex.org/W2096938998","https://openalex.org/W2073075351","https://openalex.org/W1760305469"],"abstract_inverted_index":{"Power":[0],"consumption,":[1],"area":[2],"minimization":[3],"as":[4,6],"well":[5],"signal":[7],"delay":[8],"and":[9,56,139],"reconfiguration":[10,88],"with":[11],"respect":[12],"to":[13,149,186],"rapid":[14,93,107],"system":[15,94,108],"prototyping":[16,109],"make":[17],"increasing":[18],"demands":[19],"on":[20,146,172],"chip":[21],"design.":[22],"While":[23],"design":[24],"space":[25],"can":[26,191],"be":[27,193],"reduced":[28],"by":[29,134,164],"bit-serial":[30,37,55],"operators,":[31],"long":[32],"control":[33,68,74,153,187],"lines":[34],"in":[35,183,195],"synchronous":[36,129],"architecture":[38,130,163,177],"usually":[39],"affect":[40],"the":[41,44,66,72,76,87,90,99,103,119,123,132,140,151,155,159,181],"performance":[42],"of":[43,65,75,89,98,105,110,125,154,161,168,198],"circuit.":[45],"This":[46,96],"paper":[47,121],"presents":[48],"a":[49,62,81,106,111,126,169,173],"new":[50],"synchronous,":[51],"fully":[52,57,127],"reconfigurable":[53],"self-timed":[54],"interlocked":[58,128],"pipeline":[59],"architecture.":[60],"Through":[61],"one-hot":[63],"implementation":[64,91,124,167],"central":[67],"engine,":[69],"we":[70,79],"realize":[71,150],"local":[73,152],"operators.":[77,156],"Furthermore,":[78],"developed":[80,100],"specialized":[82],"routing":[83],"component":[84],"that":[85],"allows":[86],"w.r.t.":[92],"prototyping.":[95],"realization":[97],"architectures":[101],"provides":[102],"freedom":[104],"given":[112,170],"problem.":[113],"To":[114],"our":[115,162],"knowledge,":[116],"this":[117],"is":[118,178],"second":[120],"detailing":[122],"after":[131],"one":[133],"Jacobson":[135],"et":[136],"al.":[137],"(2002)":[138],"first":[141],"which":[142],"does":[143],"not":[144],"rely":[145],"gated":[147],"clocks":[148],"We":[157],"prove":[158],"usefulness":[160],"an":[165],"example":[166],"problem":[171],"Xilinx":[174],"FPGA.":[175],"The":[176],"optimized":[179],"for":[180],"use":[182],"embedded":[184],"systems":[185],"mechatronic":[188],"systems,":[189],"but":[190],"also":[192],"employed":[194],"other":[196],"fields":[197],"application.":[199]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2100513448","counts_by_year":[],"updated_date":"2024-12-10T19:34:45.586919","created_date":"2016-06-24"}