{"id":"https://openalex.org/W2065425420","doi":"https://doi.org/10.1109/isvlsi.2009.59","title":"Floorplan Driven High Level Synthesis for Crosstalk Noise Minimization in Macro-cell Based Designs","display_name":"Floorplan Driven High Level Synthesis for Crosstalk Noise Minimization in Macro-cell Based Designs","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2065425420","doi":"https://doi.org/10.1109/isvlsi.2009.59","mag":"2065425420"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2009.59","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004359580","display_name":"Hariharan Sankaran","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hariharan Sankaran","raw_affiliation_strings":["Department of Computer Science & Engineering, University of South Florida, Tampa, FL#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, University of South Florida, Tampa, FL#TAB#","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016167446","display_name":"Srinivas Katkoori","orcid":"https://orcid.org/0000-0002-7589-5836"},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srinivas Katkoori","raw_affiliation_strings":["Department of Computer Science & Engineering, University of South Florida, Tampa, FL#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, University of South Florida, Tampa, FL#TAB#","institution_ids":["https://openalex.org/I2613432"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.398,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.721075,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":80,"max":81},"biblio":{"volume":null,"issue":null,"first_page":"274","last_page":"279"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floor plan","score":0.8941746},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-Level Synthesis","score":0.57801276},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.47502953},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.47476554},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4576657},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.4554382},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41555673}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8941746},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6551072},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.57801276},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.53067994},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.51325417},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4754876},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.47502953},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.47476554},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4576657},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.4554382},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.41789287},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41555673},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30962092},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2958357},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.29208452},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2814307},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.25232273},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16201496},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2009.59","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":20,"referenced_works":["https://openalex.org/W2013245378","https://openalex.org/W2032444288","https://openalex.org/W2037760487","https://openalex.org/W2043630110","https://openalex.org/W2105441386","https://openalex.org/W2105609818","https://openalex.org/W2105742976","https://openalex.org/W2106675540","https://openalex.org/W2122499704","https://openalex.org/W2123728905","https://openalex.org/W2125232865","https://openalex.org/W2135685510","https://openalex.org/W2145642582","https://openalex.org/W2170722955","https://openalex.org/W2201681339","https://openalex.org/W4234844534","https://openalex.org/W4237326152","https://openalex.org/W4249751941","https://openalex.org/W4251729420","https://openalex.org/W4253069359"],"related_works":["https://openalex.org/W4388721364","https://openalex.org/W4321510758","https://openalex.org/W4249576260","https://openalex.org/W2942050196","https://openalex.org/W2353155791","https://openalex.org/W2144917103","https://openalex.org/W2138401961","https://openalex.org/W2115502122","https://openalex.org/W2080729117","https://openalex.org/W1953929790"],"abstract_inverted_index":{"In":[0,23,61],"DSM":[1],"regime,":[2],"due":[3,28],"to":[4,19,29,37,53,87,135,157],"higher":[5],"interconnect":[6],"densities,":[7],"the":[8,115,137,151,183,207],"coupling":[9],"noise":[10,166],"between":[11],"adjacent":[12],"signals":[13],"is":[14,35,43,111,134],"aggravated":[15],"and":[16,93,95,101,117,145,179],"can":[17,186],"lead":[18],"many":[20],"timing":[21],"violations.":[22],"traditional":[24,211],"high-level":[25,109],"synthesis":[26,70],"(HLS),":[27],"lack":[30],"detailed":[31,164],"physical":[32],"details,":[33],"it":[34,50],"difficult":[36],"accurately":[38],"estimate":[39],"crosstalk.":[40],"Crosstalk":[41],"minimization":[42],"typically":[44],"done":[45],"during":[46],"routing,":[47],"which":[48],"makes":[49],"computationally":[51],"expensive":[52],"be":[54],"used":[55],"within":[56],"an":[57,201],"iterative":[58],"design":[59],"flow.":[60,213],"this":[62],"paper,":[63],"we":[64],"propose":[65],"a":[66,76,83,108],"floorplan":[67,96,116],"driven":[68],"highlevel":[69],"framework":[71,81],"for":[72,173],"minimizing":[73],"crosstalk":[74,119,140,165,188],"in":[75],"bus-based":[77],"architecture.":[78],"The":[79,105,131],"proposed":[80,184],"employs":[82],"Simulated":[84],"Annealing":[85],"engine":[86],"simultaneously":[88],"explore":[89],"HLS":[90],"(scheduling,":[91],"allocation,":[92],"binding)":[94],"(module":[97],"swap,":[98],"module":[99,102],"move,":[100],"rotate)":[103],"subspaces.":[104],"effect":[106],"of":[107,139,204],"decision":[110],"evaluated":[112],"by":[113,153,163,190],"updating":[114],"identifying":[118],"prone":[120],"buses":[121,124],"(i.e.,":[122],"those":[123],"exceeding":[125],"L":[126],"crit":[129],").":[130],"primary":[132],"goal":[133],"minimize":[136],"number":[138],"violations":[141,189],"with":[142,200,210],"minimum":[143],"area":[144],"latency":[146],"overheads.":[147],"We":[148],"have":[149],"validated":[150],"approach":[152,185],"synthesizing":[154],"netlists":[155],"down":[156],"layout-level":[158],"using":[159,168],"Cadence-SOC":[160],"encounter":[161],"followed":[162],"analysis":[167],"Cadence":[169],"Celtic.":[170],"Experimental":[171],"results":[172],"three":[174],"DSP":[175],"benchmarks":[176],"(DCT,":[177],"EWF,":[178],"FFT)":[180],"demonstrate":[181],"that":[182],"reduce":[187],"as":[191,193],"much":[192],"96%":[194],"(in":[195],"180":[196],"nm":[197],"technology":[198],"node)":[199],"average":[202],"reduction":[203],"75%":[205],"over":[206],"designs":[208],"synthesized":[209],"sequential":[212]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2065425420","counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-01-18T03:25:00.705460","created_date":"2016-06-24"}