乐胖代购免代理版

{"id":"https://openalex.org/W2140712105","doi":"https://doi.org/10.1109/isvlsi.2003.1183355","title":"A fine-grain Phased Logic CPU","display_name":"A fine-grain Phased Logic CPU","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W2140712105","doi":"https://doi.org/10.1109/isvlsi.2003.1183355","mag":"2140712105"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2003.1183355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015949652","display_name":"R.B. Reese","orcid":null},"institutions":[{"id":"https://openalex.org/I99041443","display_name":"Mississippi State University","ror":"https://ror.org/0432jq872","country_code":"US","type":"funder","lineage":["https://openalex.org/I4210141039","https://openalex.org/I99041443"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.B. Reese","raw_affiliation_strings":["Mississippi State University, MS, USA"],"affiliations":[{"raw_affiliation_string":"Mississippi State University, MS, USA","institution_ids":["https://openalex.org/I99041443"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082009815","display_name":"Mitchell A. Thornton","orcid":"https://orcid.org/0000-0003-3559-9511"},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"funder","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.A. Thornton","raw_affiliation_strings":["Southern Methodist University **"],"affiliations":[{"raw_affiliation_string":"Southern Methodist University **","institution_ids":["https://openalex.org/I178169726"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085349290","display_name":"C. Traver","orcid":null},"institutions":[{"id":"https://openalex.org/I177328695","display_name":"Union College","ror":"https://ror.org/058w5nk68","country_code":"US","type":"funder","lineage":["https://openalex.org/I177328695"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Traver","raw_affiliation_strings":["Union College,"],"affiliations":[{"raw_affiliation_string":"Union College,","institution_ids":["https://openalex.org/I177328695"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.01,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":10,"citation_normalized_percentile":{"value":0.742475,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":80,"max":81},"biblio":{"volume":null,"issue":null,"first_page":"70","last_page":"79"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.94909674},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7461648},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.72481096},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5529101},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.48712158},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4844437},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4231335}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.94909674},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7461648},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.72481096},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7110106},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6105784},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.593422},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5529101},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.55244774},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.55174994},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.48712158},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4844437},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4231335},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32260853},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19074199},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10298738},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2003.1183355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":21,"referenced_works":["https://openalex.org/W1561252668","https://openalex.org/W1582500475","https://openalex.org/W1769133684","https://openalex.org/W1853963567","https://openalex.org/W1993742654","https://openalex.org/W2024688528","https://openalex.org/W2030398281","https://openalex.org/W2104105510","https://openalex.org/W2120757256","https://openalex.org/W2121914493","https://openalex.org/W2124596481","https://openalex.org/W2128702371","https://openalex.org/W2137978379","https://openalex.org/W2146127897","https://openalex.org/W2153625893","https://openalex.org/W2164174587","https://openalex.org/W2173972090","https://openalex.org/W2211669137","https://openalex.org/W2294567748","https://openalex.org/W4230956919","https://openalex.org/W4231905827"],"related_works":["https://openalex.org/W2543290882","https://openalex.org/W2498204369","https://openalex.org/W2359075490","https://openalex.org/W2197466303","https://openalex.org/W2157874690","https://openalex.org/W2146894108","https://openalex.org/W2128907153","https://openalex.org/W2088374309","https://openalex.org/W2006551153","https://openalex.org/W1964556228"],"abstract_inverted_index":{"A":[0],"five-stage":[1],"pipelined":[2],"CPU":[3],"based":[4],"on":[5],"the":[6,58,79,113,117],"MIPs":[7],"ISA":[8],"is":[9,23],"mapped":[10],"to":[11,36,53,75,92],"a":[12,27,37,47,64],"self-timed":[13],"logic":[14,55],"family":[15],"known":[16,67],"as":[17,68],"Phased":[18,40],"Logic":[19,41],"(PL).":[20],"The":[21],"mapping":[22],"performed":[24],"automatically":[25],"from":[26],"netlist":[28,38,115],"of":[29,39,81,110,119],"D-Flip-Flops":[30],"and":[31],"4-input":[32,48],"Lookup":[33,49],"Tables":[34],"(LUT4s)":[35],"gates.":[42,84,123],"Each":[43],"PL":[44,59,62,83,87,122],"gate":[45],"implements":[46],"Table":[50],"in":[51],"addition":[52],"control":[54,60],"required":[56],"for":[57,102],"scheme.":[61],"offers":[63],"speedup":[65,109],"technique":[66],"Early":[69],"Evaluation":[70],"that":[71],"can":[72],"be":[73],"used":[74],"boost":[76],"performance":[77],"at":[78,116],"cost":[80,118],"additional":[82,121],"Several":[85],"different":[86,94],"gate-level":[88],"implementations":[89],"are":[90],"produced":[91],"explore":[93],"architectural":[95],"tradeoffs":[96],"using":[97],"early":[98],"evaluation.":[99],"Simulations":[100],"run":[101],"five":[103],"benchmark":[104],"programs":[105],"show":[106],"an":[107],"average":[108],"1.48":[111],"over":[112],"clocked":[114],"17%":[120]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2140712105","counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-03-17T21:39:29.553681","created_date":"2016-06-24"}