乐胖代购免代理版

{"id":"https://openalex.org/W4283708931","doi":"https://doi.org/10.1109/isqed54688.2022.9806251","title":"Building Post-layout Performance Model of Analog/RF Circuits by Fine-tuning Technique","display_name":"Building Post-layout Performance Model of Analog/RF Circuits by Fine-tuning Technique","publication_year":2022,"publication_date":"2022-04-06","ids":{"openalex":"https://openalex.org/W4283708931","doi":"https://doi.org/10.1109/isqed54688.2022.9806251"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed54688.2022.9806251","pdf_url":null,"source":{"id":"https://openalex.org/S4363607671","display_name":"2022 23rd International Symposium on Quality Electronic Design (ISQED)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101896870","display_name":"Zhikai Wang","orcid":"https://orcid.org/0000-0003-0340-2999"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhikai Wang","raw_affiliation_strings":["Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101974276","display_name":"Wenfei Hu","orcid":"https://orcid.org/0000-0001-8206-3627"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenfei Hu","raw_affiliation_strings":["Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101481194","display_name":"Jingbo Zhou","orcid":"https://orcid.org/0000-0003-2677-7021"},"institutions":[{"id":"https://openalex.org/I98301712","display_name":"Baidu (China)","ror":"https://ror.org/03vs3wt56","country_code":"CN","type":"company","lineage":["https://openalex.org/I98301712"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingbo Zhou","raw_affiliation_strings":["Baidu Research"],"affiliations":[{"raw_affiliation_string":"Baidu Research","institution_ids":["https://openalex.org/I98301712"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100339835","display_name":"Wenyuan Zhang","orcid":"https://orcid.org/0000-0002-9496-5852"},"institutions":[{"id":"https://openalex.org/I125839683","display_name":"Beijing Institute of Technology","ror":"https://ror.org/01skt4w74","country_code":"CN","type":"education","lineage":["https://openalex.org/I125839683","https://openalex.org/I890469752"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenyuan Zhang","raw_affiliation_strings":["Beijing Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Beijing Institute of Technology","institution_ids":["https://openalex.org/I125839683"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005283679","display_name":"Ruitao Wang","orcid":"https://orcid.org/0000-0001-6054-5799"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruitao Wang","raw_affiliation_strings":["Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100410088","display_name":"Jian Zhang","orcid":"https://orcid.org/0000-0003-3822-2533"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Zhang","raw_affiliation_strings":["Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021332177","display_name":"Dejing Dou","orcid":"https://orcid.org/0000-0003-2949-6874"},"institutions":[{"id":"https://openalex.org/I98301712","display_name":"Baidu (China)","ror":"https://ror.org/03vs3wt56","country_code":"CN","type":"company","lineage":["https://openalex.org/I98301712"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dejing Dou","raw_affiliation_strings":["Baidu Research"],"affiliations":[{"raw_affiliation_string":"Baidu Research","institution_ids":["https://openalex.org/I98301712"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112436964","display_name":"Zuochang Ye","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zuochang Ye","raw_affiliation_strings":["Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100617593","display_name":"Yan Wang","orcid":"https://orcid.org/0000-0003-4851-6113"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yan Wang","raw_affiliation_strings":["Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":60},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9957,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.9003432},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.574236},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.47378632},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.43845928},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.42708424}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.9003432},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.71474123},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6430439},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.574236},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5140358},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.48002473},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.47378632},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.46406776},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45223188},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.43845928},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.42708424},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.41454074},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.38115275},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.30193806},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.30014145},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19175181},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18034285},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13327217},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.11016062},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed54688.2022.9806251","pdf_url":null,"source":{"id":"https://openalex.org/S4363607671","display_name":"2022 23rd International Symposium on Quality Electronic Design (ISQED)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":19,"referenced_works":["https://openalex.org/W1964239621","https://openalex.org/W1996546647","https://openalex.org/W2065183815","https://openalex.org/W2074046446","https://openalex.org/W2100992121","https://openalex.org/W2144133630","https://openalex.org/W2159300347","https://openalex.org/W2523343773","https://openalex.org/W2945221971","https://openalex.org/W2963460174","https://openalex.org/W2997143235","https://openalex.org/W2998328510","https://openalex.org/W3035803417","https://openalex.org/W3036164688","https://openalex.org/W3036532492","https://openalex.org/W3111194507","https://openalex.org/W3111306693","https://openalex.org/W3212863710","https://openalex.org/W4236728296"],"related_works":["https://openalex.org/W4292182797","https://openalex.org/W4287685600","https://openalex.org/W3080940989","https://openalex.org/W2583707817","https://openalex.org/W2304374807","https://openalex.org/W2253173388","https://openalex.org/W2168223448","https://openalex.org/W2091329789","https://openalex.org/W2045697850","https://openalex.org/W1605062719"],"abstract_inverted_index":{"Although":[0],"schematic-level":[1,143],"optimization":[2,25,44],"methods":[3],"have":[4],"been":[5],"well":[6],"studied":[7],"in":[8,31,98],"the":[9,46,71,100,154,177],"literature,":[10],"limited":[11],"to":[12,33,119],"layout":[13],"generation":[14],"and":[15,38,76,91,102,145,175,190],"parasitic":[16],"extraction,":[17],"few":[18,150],"tools":[19],"can":[20,50,162,182],"provide":[21],"reliable":[22],"post-layout":[23,52,88,103,151,157],"level":[24],"of":[26,70,94,156,179],"analog/RF":[27,173],"post-layout.":[28],"In":[29],"fact,":[30],"order":[32],"quickly":[34],"identify":[35],"feasible":[36],"regions":[37],"avoid":[39],"unnecessary":[40],"simulations":[41],"during":[42],"sizing":[43],"process,":[45],"surrogate":[47],"model":[48,63,135,148],"which":[49,137],"predict":[51],"simulation":[53,78,82,89,104],"performance":[54],"metrics":[55],"must":[56],"be":[57,163],"built.":[58],"However,":[59],"building":[60],"a":[61,66,112,129,184],"accurate":[62],"is":[64,138],"yet":[65],"challenging":[67],"task":[68],"because":[69],"conflict":[72],"between":[73,99],"sufficient":[74],"samples":[75,158],"expensive":[77],"costs.":[79],"Fortunately,":[80],"schematic":[81,101],"costs":[83],"are":[84],"more":[85,185],"cheaper":[86],"than":[87,186],"costs,":[90],"certain":[92],"similarities":[93],"circuit":[95],"behaviors":[96],"exist":[97],"stage.":[105],"Motivated":[106],"by":[107,141,149],"these":[108],"observations,":[109],"we":[110,167],"propose":[111],"Fine-tuning":[113],"based":[114],"Model":[115],"Fusion":[116],"(FMF)":[117],"technique":[118],"reuse":[120],"some":[121],"knowledge":[122],"from":[123],"early":[124],"data.":[125],"We":[126],"first":[127],"copy":[128],"pre-trained":[130],"Artificial":[131],"Neural":[132],"Networks":[133],"(ANN)":[134],"parameters":[136],"carefully":[139],"trained":[140],"abundant":[142],"samples,":[144],"fine-tune":[146],"this":[147],"samples.":[152],"Then,":[153],"number":[155],"required":[159],"for":[160],"training":[161],"greatly":[164],"reduced.":[165],"Finally,":[166],"conduct":[168],"experiments":[169],"on":[170],"three":[171],"different":[172],"circuits":[174],"verify":[176],"efficiency":[178],"FMF.":[180],"FMF":[181],"achieve":[183],"9x":[187],"sample":[188],"reduction":[189],"highest":[191],"modeling":[192,196],"accuracy":[193],"over":[194],"traditional":[195],"techniques.":[197]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4283708931","counts_by_year":[],"updated_date":"2024-12-24T04:32:02.346168","created_date":"2022-06-30"}