乐胖代购免代理版

{"id":"https://openalex.org/W2800420045","doi":"https://doi.org/10.1109/isqed.2018.8357310","title":"A post-silicon hold time closure technique using data-path tunable-buffers for variation-tolerance in sub-threshold designs","display_name":"A post-silicon hold time closure technique using data-path tunable-buffers for variation-tolerance in sub-threshold designs","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2800420045","doi":"https://doi.org/10.1109/isqed.2018.8357310","mag":"2800420045"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2018.8357310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031010444","display_name":"Divya Akella Kamakshi","orcid":null},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"funder","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Divya Akella Kamakshi","raw_affiliation_strings":["University of Virginia, Charlottesville, USA"],"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061878430","display_name":"Xinfei Guo","orcid":"https://orcid.org/0000-0002-2374-3953"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"funder","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xinfei Guo","raw_affiliation_strings":["University of Virginia, Charlottesville, USA"],"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002610014","display_name":"Harsh N. Patel","orcid":"https://orcid.org/0000-0003-2836-479X"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"funder","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Harsh N. Patel","raw_affiliation_strings":["University of Virginia, Charlottesville, USA"],"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068766978","display_name":"Mircea R. Stan","orcid":"https://orcid.org/0000-0003-0577-9976"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"funder","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mircea R. Stan","raw_affiliation_strings":["University of Virginia, Charlottesville, USA"],"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080557997","display_name":"Benton H. Calhoun","orcid":"https://orcid.org/0000-0002-3770-5050"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"funder","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benton H. Calhoun","raw_affiliation_strings":["University of Virginia, Charlottesville, USA"],"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, USA","institution_ids":["https://openalex.org/I51556381"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":1,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":62,"max":70},"biblio":{"volume":null,"issue":null,"first_page":"341","last_page":"346"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/closure","display_name":"Closure (psychology)","score":0.48334858},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.47976765},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4750873}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.63084126},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6023202},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4917362},{"id":"https://openalex.org/C146834321","wikidata":"https://www.wikidata.org/wiki/Q2979672","display_name":"Closure (psychology)","level":2,"score":0.48334858},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.47976765},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4750873},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45007163},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4290315},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42895204},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42088827},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.387756},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29708087},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18769968},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18700603},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0954878},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2018.8357310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":12,"referenced_works":["https://openalex.org/W1511935823","https://openalex.org/W1977278610","https://openalex.org/W1977891801","https://openalex.org/W2004227547","https://openalex.org/W2040228876","https://openalex.org/W2044329085","https://openalex.org/W2100015970","https://openalex.org/W2166677938","https://openalex.org/W2173972090","https://openalex.org/W2610498942","https://openalex.org/W4233485981","https://openalex.org/W4255469943"],"related_works":["https://openalex.org/W63276784","https://openalex.org/W4253195573","https://openalex.org/W4230718388","https://openalex.org/W3011978806","https://openalex.org/W2388040150","https://openalex.org/W2156446048","https://openalex.org/W2059530328","https://openalex.org/W2047284788","https://openalex.org/W2020934033","https://openalex.org/W2002682434"],"abstract_inverted_index":{"This":[0,38,102,175],"paper":[1],"presents":[2],"a":[3,90,122,131,146],"post-silicon":[4,91,104],"hold":[5,32,56,60,67,76,92,107,118,153,189],"time":[6,21,61,93],"closure":[7,22,62,94],"technique":[8,142,176],"for":[9,188],"performance-relaxed,":[10],"sub-threshold":[11,43],"digital":[12,26],"designs":[13],"using":[14,135],"tunable-buffer":[15,126],"insertion":[16,127],"in":[17,23,41,81,99,115,156],"hold-critical":[18],"data-paths.":[19],"Hold":[20],"flip-flop":[24],"based":[25],"circuits":[27],"is":[28,46,161],"highly":[29,47],"critical":[30],"because":[31],"failures":[33,73],"cannot":[34],"be":[35],"corrected":[36],"post-fabrication.":[37],"criticality":[39],"increases":[40],"the":[42,100,112,125,157,165,179,183],"domain,":[44],"which":[45],"sensitive":[48],"to":[49,71,164,181],"process,":[50],"voltage,":[51],"and":[52,74,83,109,129,172],"temperature":[53],"variations.":[54,64],"Design-time":[55],"margins":[57,68,77],"enable":[58],"robust":[59],"across":[63],"However,":[65],"insufficient":[66],"can":[69],"lead":[70],"chip":[72],"overestimated":[75],"introduce":[78],"additional":[79],"costs":[80],"area":[82,173],"power.":[84],"In":[85],"this":[86,141],"paper,":[87],"we":[88],"propose":[89],"methodology":[95],"that":[96],"introduces":[97],"tunable-buffers":[98],"data-path.":[101],"enables":[103],"correction":[105],"of":[106,145,159,185],"violations":[108],"therefore,":[110],"reduces":[111],"design":[113,121,133],"effort":[114],"estimating":[116],"design-time":[117],"margins.":[119],"We":[120,139],"tunable-buffer,":[123],"demonstrate":[124],"strategy,":[128],"present":[130],"physical":[132],"flow":[134],"standard":[136],"EDA":[137],"tools.":[138],"verify":[140],"with":[143,169],"measurements":[144],"130":[147],"nm":[148],"test":[149],"chip.":[150],"A":[151],"design-dependent":[152],"slack":[154],"improvement":[155],"range":[158],"103%-195%":[160],"achieved":[162],"compared":[163],"traditional":[166],"buffering":[167],"technique,":[168],"minimal":[170],"power":[171],"overhead.":[174],"also":[177],"has":[178],"potential":[180],"reduce":[182],"number":[184],"buffers":[186],"inserted":[187],"closure.":[190]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2800420045","counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-01-27T12:37:10.423692","created_date":"2018-05-17"}