乐胖代购免代理版

{"id":"https://openalex.org/W2611118939","doi":"https://doi.org/10.1109/isqed.2017.7918319","title":"High sigma statistical hold time analysis in FinFET sequential circuits","display_name":"High sigma statistical hold time analysis in FinFET sequential circuits","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2611118939","doi":"https://doi.org/10.1109/isqed.2017.7918319","mag":"2611118939"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066350120","display_name":"Sam Lo","orcid":"https://orcid.org/0000-0002-1440-7616"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sam C. Lo","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055813964","display_name":"Taylor T. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Taylor T. Lee","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058108050","display_name":"Aaron J. Barker","orcid":"https://orcid.org/0000-0001-9211-5435"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aaron J. Barker","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":63},"biblio":{"volume":null,"issue":null,"first_page":"215","last_page":"220"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"Process Variation","score":0.66332847},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6463331},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6429745},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5523987},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.54648453},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.47886154}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.68837696},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.66332847},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6463331},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6429745},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5523987},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.54648453},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.47886154},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42770204},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4272},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4118409},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3554281},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32654297},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2966292},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.22531825},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21782279},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13416666},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09412247},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":14,"referenced_works":["https://openalex.org/W1979312443","https://openalex.org/W1983863735","https://openalex.org/W1984857720","https://openalex.org/W2068058183","https://openalex.org/W2106877574","https://openalex.org/W2113407574","https://openalex.org/W2130485399","https://openalex.org/W2166455209","https://openalex.org/W2171858610","https://openalex.org/W2207400145","https://openalex.org/W2291787259","https://openalex.org/W2503057153","https://openalex.org/W4232716151","https://openalex.org/W4244170229"],"related_works":["https://openalex.org/W4249541960","https://openalex.org/W3136727472","https://openalex.org/W3092420867","https://openalex.org/W2165340891","https://openalex.org/W2158291854","https://openalex.org/W2134944363","https://openalex.org/W2123535323","https://openalex.org/W2115729972","https://openalex.org/W2107551409","https://openalex.org/W2042032654"],"abstract_inverted_index":{"Accurate":[0],"hold":[1,38,61,94,125,146,168],"time":[2,39,62,95,126,147,169],"analysis":[3,40,56,127,171],"of":[4,28,63,181,186,189],"sequential":[5,65,173],"cells":[6],"is":[7,45,163],"crucial":[8],"to":[9,18,89,131,165,177],"high":[10,183],"performance":[11,184],"enterprise":[12,187],"server":[13,190],"microprocessor":[14],"circuit":[15],"design.":[16,141],"Due":[17],"tight":[19],"timing":[20],"margins,":[21],"process":[22,42,160],"variation,":[23],"and":[24,30,36,91,113],"increased":[25],"instance":[26],"counts":[27],"latches":[29],"flops":[31],"in":[32,109,115,139,175],"a":[33,52,64,73,84,100],"microprocessor,":[34],"fast":[35],"accurate":[37],"with":[41,67],"variation":[43],"consideration":[44],"needed.":[46],"In":[47,142],"this":[48],"article,":[49],"we":[50],"present":[51],"novel,":[53],"high-sigma,":[54],"SPICE-based":[55],"methodology":[57,76,105],"that":[58,123],"accurately":[59],"characterizes":[60],"cell":[66],"margin":[68,170],"for":[69,172],"multi-million":[70],"instances":[71],"on":[72,99],"chip.":[74],"The":[75,104],"reduces":[77],"the":[78,93,179,182],"sample":[79],"count":[80],"significantly":[81],"by":[82],"using":[83],"distribution":[85],"transform":[86],"from":[87],"Gaussian":[88],"Uniform,":[90],"derives":[92],"within":[96],"0.5ps":[97],"accuracy":[98],"target":[101],"functional":[102],"yield.":[103],"has":[106],"been":[107],"implemented":[108],"an":[110],"automated":[111],"flow":[112],"used":[114],"FinFET":[116],"production":[117],"library":[118],"analysis.":[119],"Analysis":[120],"results":[121],"demonstrate":[122],"corner-based":[124,145],"can":[128,148],"be":[129,149],"up":[130],"20ps":[132],"more":[133,151],"pessimistic":[134],"than":[135,153],"statistical":[136,154,167],"analysis,":[137],"resulting":[138],"over":[140],"some":[143],"cases,":[144],"5ps":[150],"optimistic":[152],"results,":[155],"indicates":[156],"potential":[157],"violation":[158],"under":[159],"variation.":[161],"It":[162],"important":[164],"perform":[166],"circuits":[174],"order":[176],"ensure":[178],"success":[180],"requirements":[185],"class":[188],"microprocessors.":[191]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2611118939","counts_by_year":[],"updated_date":"2024-12-10T17:36:24.386619","created_date":"2017-05-12"}